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Abstract
Due to the prevalence of unintentional electromagnetic interference (EMI) and the
growth of intentional electromagnetic interference (IEMI) or high power microwave (HPM)
sources, it is now more important than ever to understand how electronic systems are
affected by high intensity radiated fields (HIRF) environments. Both historic events and
experimental testing have demonstrated that HIRF environments are capable of disrupting
and potentially damaging critical systems including but not limited to civil and military
aircraft, industrial control systems (ICS), and internet of things (IoT) devices. However,
there is limited understanding on the complex electromagnetic interactions that lead to
such effects. This study provides unique insight into the backdoor coupling mechanisms
associated with printed circuit boards (PCBs) as well as design techniques for reducing
electromagnetic coupling in HIRF environments. Among existing literature, there is very
little quantification of PCB coupling leading to multiple gaps in understanding. In this
study, both PCB plane coupling and PCB trace coupling are explored under various con-
ditions using 3D full-wave electromagnetic modeling and experimental testing. Data is
provided for each individual technique as well as combinations of techniques which show
greater immunity. Through this comprehensive study on PCB backdoor coupling, this work
demonstrates that simple and explainable techniques can be incorporated into multi-layer
PCB designs to mitigate coupling in HIRF environments. Additionally, variations in PCB
layout as well as plane wave angle of incidence and polarization are explored to ensure that
the conclusions are broadly applicable. It is expected that the information in this study as
well as future work in this area will enable hardening design guidelines in order to reduce




In today’s world, electronic systems and devices are used in almost every aspect of
modern life ranging from consumer electronics to critical infrastructure and military ap-
plications. Unfortunately, these devices are naturally susceptible to electromagnetic inter-
ference (EMI), which can be generated in multiple ways and cause both disruption and
damage. For example, modern wireless or over-the-air (OTA) transmissions are produced
by antennas that are intended to transmit over very long distances and as such generate
electromagnetic waves with a substantial amount of power. On the other hand, there is
also concern over intentional electromagnetic interference (IEMI) or high power microwave
(HPM) sources that may be incorporated into directed energy weapons.
As a result, EMI—whether it be due to intentional emissions or unintentional emissions—
is a constant problem that needs to be addressed both from a radiation perspective and
from a susceptibility perspective. Regardless of the source, such fields have given rise to
a new term recently, namely high intensity radiated fields (HIRF), and there is growing
concern over the effects that HIRF environments can have on electronic systems. In fact,
the Federal Aviation Administration (FAA) maintains standards and requires extensive
testing for civilian aircraft specifically to mitigate the effects of such environments.
To combat these environments and reduce system susceptibility, electromagnetic com-
pliance (EMC) standards and best practices exist at all levels of design. For example,
shielding can be incorporated at various levels of the design, traditional EMI techniques
can be implemented in the printed circuit board (PCB) layout, and EMI hardened com-
ponents can be used. However, there is still much to be understood in this area. These
techniques are certainly effective, but they tend to be part of a blanket mitigation approach
which is based on good practice but lacks a concrete understanding of specific weaknesses
within a given system and naturally leads to high cost solutions. With a greater under-
standing of the complex interactions between electromagnetic waves and electronic devices,
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Figure 1.1. Electromagnetic susceptibility cause and effect chain.
it may be possible to take a more targeted approach to system hardening.
In general, there are four primary areas of study related to HIRF environments: cou-
pling to the system, energy travel within the system, device impact, and system impact as
illustrated in Figure 1.1. In many cases, investigations within this area of study will detail
a link between the electromagnetic environment and the system impact, such as power
or frequency ranges that result in specific effects. Such cause and effect chains are very
helpful, but they tend to ignore the underlying explanation and fundamental interactions
that lead to a given effect. To fill this void, this work focuses primarily on a further under-
standing of how electromagnetic energy couples into a system. In particular, the focus of
this study is to quantify the relationship between PCB design parameters and electromag-
netic coupling. With a greater understanding of these phenomena, it is expected that more
intentional mitigation techniques can be developed not only to protect electronic devices
and systems better in such environments but also to do so in a more cost-effective manner.
1.1 Background and Motivation
In recent decades, there has been substantial growth in the use of the electromagnetic
spectrum by a vast number of entities for countless applications. In particular, growth of
radio frequency (RF) transmission for radio, television, internet, radar, or other airborne,
ground-based, or ship-based RF applications has been enormous. Additionally, there is
growing concern over directed energy weapons such as high altitude electromagnetic pulse
(HEMP) and HPM sources. Such growth even prompted the FAA to propose additional
regulations and standards for these HIRF environments in 2006 [1]. In fact, within the
initial legislation proposal, the FAA detailed multiple incidents involving civil aircraft and
HIRF environments. For example, in 1990 an Airship Industries Airship-600 flew into
the beam of a directional RF broadcast antenna, which led to engine failure and terrain
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collisions during a forced landing. Additionally, in 1999 a Robinson R-44 helicopter suffered
severe interference and engine malfunction under similar circumstances, which also led to
a forced landing and damage to the main rotor. Such incidents were reported to be due to
the HIRF environments that were encountered.
After proposing new regulation, the FAA instituted an amendment to the FAA regula-
tions in order to add airworthiness certification standards related to HIRF environments [2].
In this amendment, the FAA provides details of the expected environment as well as re-
quirements for all civil aircraft. It also references a detailed report produced by the Naval
Air Warfare Center Aircraft Division (NAWCAD) which provides field strength values for
representative RF sources ranging in frequency from 10 kHz to 40 GHz [3]. Furthermore,
the FAA also released an advisory circular regarding airworthiness certification standards
in 2014, which is essentially additional guidance and direction on compliance with the
relevant sections of the Title 14, Code of Federal Regulations (14 C.F.R.) [4–8].
In addition to concerns regarding civil aircraft, the Department of Defense (DoD) is
also concerned about the effects on military platforms as well as critical infrastructure
and industrial control systems (ICS). Much of our modern processes and interactions rely
heavily on critical infrastructure sectors including the energy grid, transportation, commu-
nications, financial services, etc. As such, it is clear that there is substantial concern for
electronic systems that may experience HIRF environments and a strong interest in both
understanding the effects and developing mitigation techniques.
1.1.1 Electromagnetic Coupling
The study of electromagnetic coupling attempts to answer the following question: How
does electromagnetic energy enter the system? In a more formal way: What are the system
points of entry (POE)? This is a fairly broad question, but it can generally be separated
into three distinct categories: system level coupling, board level coupling, and component
level coupling. The system level mechanisms may include the chassis or frame as well as
apertures and cables. The board level mechanisms may include the PCB traces or power
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and ground planes. The component level mechanisms may include package pins, pads, or
bondwires as well as the silicon die itself.
Front Door vs. Backdoor Coupling
A further subset of electromagnetic coupling is that of front door coupling vs. backdoor
coupling. Front door coupling occurs when electromagnetic energy enters a system through
an intentional antenna, while backdoor coupling occurs when electromagnetic energy en-
ters a system through an unintentional antenna. Most modern devices utilize some form
of wireless communication, so front door coupling is certainly an area of interest. However,
electromagnetic interactions with most antennas is typically well-understood with many
existing methods for analyzing standard antenna parameters including bandwidth, gain,
directivity, efficiency, etc. On the other hand, backdoor coupling is a much more compli-
cated area of study given that each conductive structures within a system can act as an
antenna—however inefficient they may be. One can imagine the difficulty in identifying
the primary points of entry for an aircraft or even a small unmanned aerial vehicle (sUAV).
When every enclosure, cable, PCB trace, etc. is a potential entry point, it can be difficult
to identify primary coupling mechanisms and develop mitigation techniques.
1.1.2 Energy Distribution
After the energy couples into a device, it can only do one of two things. The energy
can either be re-radiated or absorbed, but neither of these paths is trivial when analyzing
a real system. In the case of re-radiation, it is also certainly possible that the energy is
coupled to another part of the device so it should not be completely disregarded. In the
case of absorption, the energy is either dissipated as heat in the dielectric or conductor
materials or absorbed by components. Under high energy fields, the resulting temperature
increase from absorption can disrupt circuit behavior or in the worst case cause permanent
thermal damage [9]. For energy that is not dissipated as heat, the induced voltages and
currents can directly affect device response [10, 11].
It is very important to recognize that energy distribution is indeed a separate phe-
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nomenon than electromagnetic coupling. It is very possible that an induced signal is
observed in a given location, but the POE associated with that signal is in an entirely
different location. As a simple example, consider a four-layer PCB where the top and
bottom layers are signal layers and the inner layers are power and ground planes. In this
scenario, it is possible for electromagnetic waves to couple to the power and ground planes
and subsequently couple to signal vias. If this chain of events is sufficiently detailed, it may
be possible to mitigate the effects either by addressing the POE directly or by limiting the
energy distribution.
1.1.3 Device Response
With respect to local device response, analog and digital devices may exhibit changes
in behavior, which is influenced by many factors including the transistor technology and
the circuit itself [11]. For example, analog devices may exhibit a change in input offset
current or voltage which may affect amplifier response or sensitivity. Furthermore, testing
has shown that bipolar junction transistor (BJT) devices are more susceptible than metal-
oxide-semiconductor field-effect transistor (MOSFET) devices. On the other hand, digital
devices may exhibit a shift in threshold voltage which can lead to bit errors and incorrect
switching times. Here again, transistor technology is important because testing has shown
that transistor-transistor logic (TTL) devices are more susceptible than complementary
metal-oxide-semiconductor (CMOS) devices. Other studies have shown that under the
right conditions, some devices may experience latchup or burnout [9].
1.1.4 System Impact
The system impact is a description of effects as they relate to the operation and function
of the system. In other words, the system impact provides insight into how the performance
of the system is affected. In general, research in this area entails analyzing a substantial
amount of experimental data in order to make claims linking specific electromagnetic wave
parameters and system level events [10, 12]. As an example, system impacts may include
the following: reduced sensitivity, increased latency or response time, corruption of data,
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or even loss of data. At an even higher level of description, system impact may include
sensor failure, engine failure, communication failure, etc. In an inter-operable system, each
of these functions relies on multiple components or individual devices affected by the high
intensity field, but the overall impact ultimately needs to be understood at the system
level when considering system operation. Furthermore, in the case of lasting or permanent
damage, some system functions will cease to function without significant intervention or
even repair.
1.2 Problem Statement
In general, the fundamental problem that motivates this study is that radiated suscep-
tibility is not well understood at this point particularly with respect to backdoor coupling.
The vast majority of existing work is probabilistic in nature and effectively relies on a
substantial amount of data in order to make statistical conclusions about system suscepti-
bility. Furthermore, such conclusions typically bypass any discussions related to coupling
mechanisms or potential mitigation techniques. As will be discussed in Chapter 2, a num-
ber of system level studies mention coupling and suggest dominant coupling mechanisms,
but there is very little work to support such claims. On the other hand, studies that do
investigate coupling are generally more focused on developing efficient models rather than
studying the coupling behavior.
Similar to other scientific and engineering problems, this lack of knowledge leads re-
searchers to ignore them and place them in a “black box” of sorts. This is not necessarily
a flaw as existing work is focused on the bigger picture problem of system impact in many
cases. However, it does present an opportunity to explore the coupling behavior further
and provide additional detail to the cause and effect chain which will undoubtedly inform
existing work on system impact.
To be clear, information detailing a definitive link between a specific electromagnetic
environment and a specific effect is certainly very useful information. The point is that
this approach effectively provides incomplete information. With a greater understanding of
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the coupling mechanisms and key parameters at play, a more targeted approach to system
hardening can be taken. In general, the ultimate intent of this work is to provide insight
into backdoor coupling at the PCB level with a long-term goal of enabling design guidelines
for reduced coupling.
1.2.1 Current Approaches
There are two primary approaches related to addressing this problem. On one hand,
there are groups directly investigating coupling mechanisms at various system levels. In
fact, there have been multiple investigations related to radiated susceptibility at various
system levels with a focus on backdoor coupling. Fortunately, these works have performed
rigorous derivations to better understand the interaction between an external plane wave
and a specific backdoor point of entry (POE) such as a PCB microstrip or an unshielded
cable. This methodology is preferred because it directly links design parameters to coupling
behavior. However, there are still a number of unexplored areas including the effects of
many PCB design parameters on coupling POEs. Additionally, there are very few studies
that directly compare the effects of various design parameters on coupling.
An alternative approach that is not directly targeting this problem but is certainly
related is that of traditional PCB EMC. In general, PCB designers are required to adhere
to specific Federal Communications Commission (FCC) guidelines. However, the FCC
only regulates emissions for electronic devices and does not provides standards regarding
susceptibility or immunity testing. The U.S. military, on the other hand, does require
susceptibility testing but only up to field strengths of 200 V/m, which is well below the
potential field strengths that HIRF environments may present [10, 13].
As a result, much of the focus for most electronic devices is placed on mitigating
emissions, that is, treating the device under test as a source of electromagnetic energy.
Naturally, such protections also mitigate susceptibility as these phenomena are reciprocal —
if a device effectively radiates at a specific frequency, it will certainly be susceptible to that
same frequency — but this process is severely limited. In most cases, input from a subject
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matter expert (SME) or simulation are used to determine radiation frequencies. However,
the problem with this approach with respect to understanding susceptibility is that it
focuses primarily on the functional behavior of the device and then considers the geometry.
For example, dominant sources of radiation include both clock switching and power supply
switching, which, when coupled with a clock distribution network or power and ground
planes, result in radiation at such frequencies and associated harmonics. However, it is
critical to recognize that simply detailing operational frequencies will likely reveal only a
subset of susceptible frequencies precisely because the geometry and materials themselves
dictate resonance and ultimately absorption of electromagnetic energy. Furthermore, it is
possible for a structure to resonate at a particular frequency without necessarily emitting or
absorbing at that frequency depending on the field pattern. This concept is demonstrated in
the simple venn diagram shown in Figure 1.2. Due to this behavior, radiated susceptibility
investigation should start with the geometry, layout, and materials of a system in order to








Figure 1.2. Venn diagram indicating where the set of coupling frequencies lie with respect
to operational frequencies and resonant frequencies.
1.2.2 Research Questions
In order to more succinctly describe the purpose of this study, the following research
questions are provided. These questions serve as high level objectives and essentially rep-
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resent the gaps that exist with respect to PCB coupling in HIRF environments.
1. Which design parameters affect coupling?
2. How much can a given parameter reduce coupling?
3. Under what conditions does a given parameter reduce coupling?
Answering the first question is a critical starting point because it reduces the scope of
potential design constraints. It is expected that some design parameters will have little
to no impact on coupling and can therefore be effectively ignored during system design.
The second question helps to prioritize key design parameters to ensure that coupling
mitigation effort is properly directed. Additionally, by quantifying the coupling for each
techniques, PCB designers can better understand tradeoffs when choosing to implement or
not implement a given mitigation technique. Lastly, because the combination of certain
design techniques is expected to enhance protection, the third question provides further
nuance to the design process. In other words, individually, a given technique may not
always affect the coupling behavior, but under certain conditions or when combined with
another technique, the coupling may be substantially reduced.
In forming the above research questions and subsequently addressing them, it is im-
portant to keep in mind potential criticism of this work to ensure that the conclusions are
sound. An initial critique of this study and the questions presented here is simply that the
inefficiencies of backdoor coupling significantly reduce the application of this study. How-
ever, it should be noted that although the structures of interest may not efficiently absorb
energy, the field strengths observed in HIRF environments are significant [10, 14, 15]. As
will be shown in Chapter 4, these structures are more than capable of absorbing enough
energy to disrupt or even damage the system.
An additional critique that is fairly obvious is related to the generalization of this
study. The question that may be posed is effectively whether or not the conclusions from
this study can be generally applied to other PCBs. This is a fair concern as the complexity
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and variability among modern PCBs is substantial. However, even with the variability
that exists, PCB design is very well standardized, which yields commonalities between
varying designs. In other words, there are design principles to which the vast majority
of PCB designers adhere. Furthermore, the techniques discussed in this study are easily
incorporated in most cases. Obviously, as with any design process, tradeoffs will likely
exist—and these will be discussed where appropriate—but the techniques investigated here
were selected precisely because of their general applicability.
1.2.3 Summary of Methodology
To answer the above research questions, a multitude of parametric studies are per-
formed using 3D full-wave electromagnetic modeling. Model validation is also performed
experimentally using an anechoic chamber and accompanying high frequency source and
measurement equipment. Each proposed design technique is thoroughly studied using
practical PCB designs and sufficient variation to enable broad conclusions. Following an
investigation of each design technique, a case study is presented where two separate metrics
are introduced to compare the performance of the mitigation techniques. Chapter 3 will
provide more detail on this methodology and the tools used in this study.
1.2.4 Challenges
As with all research efforts, a number of challenges exist with this study. Because the
focus here is to explore practical PCB designs and mitigation techniques, it is important
to limit simplifications in the model that may yield inaccurate results. To overcome this
challenge, advanced PCB design and computational electromagnetics tools are leveraged.
Further details on these tools are offered in Chapter 3. These tools along with associated
experimental verification address the accuracy problem, but naturally generate a problem
with respect to computational complexity. As the models grow in complexity and detail,
computation time also grows substantially. To address this issue, small PCB designs are
favored, and each simulation is performed on a compute server with 36 cores and 256 GB
of random-access memory (RAM). This enables most simulations to be executed within a
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few hours with some taking up to a few days. Although substantial forethought is required
to avoid wasting simulation time, the balance between accuracy and computation time is
appropriate for this study.
An additional challenge with this work is the natural variability and uncertainty as-
sociated with backdoor coupling. As stated previously, backdoor coupling behavior and
mechanisms are not well-understood. To address this challenge, a number of strategies are
employed. First among them is the incorporation of PCB variability in the study. As will
be demonstrated in Chapter 4 and Chapter 5, many different scenarios are studied specif-
ically to ensure that conclusions are broad. However, to be clear, this one study cannot
possible cover all possible scenarios and is not intended to. For example, this study includes
both 4-layer and 6-layer PCBs, but many modern systems incorporate PCBs with up to
16 or even 32 layers. As a result, care should be taken in applying the conclusions from
this study directly to such advanced stackups. However, again, the standardization among
modern PCBs does suggest that much of what is presented here still very much applies to
PCBs with many more layers. So, although the study is certainly limited, it serves as a
strong foundation for applying mitigation techniques to additional PCB scenarios.
1.3 Dissertation Overview
This introductory chapter serves as the foundation on which this research relies and
provides sufficient background on the subject at hand. In the second chapter, some of
the most notable literature is presented and discussed in detail. The discussion entails
both appreciation for prior work as well as critique regarding its content and impact. This
information provides further insight into the gaps that exist and why a comprehensive study
on PCB backdoor coupling is needed. In the third chapter, the theory behind backdoor
coupling is presented along with a thorough description of the research methodologies
and preliminary results of the study. The theoretical discussion is intended to provide
a technical overview of the major principles at play, which enables a proper study to be
performed in this area. In the fourth chapter, the effects of various design techniques on
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backdoor coupling are studied. Both simulation and experimental data are presented with
accompanying discussions on how the data provides answers to the research questions of
interest. In the fifth chapter, a case study is presented that explores factors that enable
generalizations regarding the presented data including angle of incidence and layout. Lastly,




There is extensive writing and study surrounding EMI, EMC, and HIRF environments,
but there are certainly gaps related to PCB backdoor coupling among existing literature.
This review provides a thorough assessment of existing studies, models, simulations, and
experiments on related topics in order to enumerate the disparity between existing research
and its practical applications for modern systems. Note that although some of the work
reviewed here does not directly involve PCBs, it is certainly helpful to understand related
research in this area as it further frames the discussion and its application space.
2.1 Literature Critique
The following literature critique is primarily divided into sections based on a specific
POE, but there is certainly some overlap. Some investigations span multiple POEs while
others have a much more narrow focus. In general, both the results and the quality of the
work are discussed because both provide insight into the problem at hand. Unfortunately,
some studies present good data, but fail to discuss the data in a meaningful way. Thus,
this is an opportunity to evaluate the results in light of other literature on the topic.
The first few subsections focus on system level investigations as well as wire and cable
coupling. Neither of these areas involves PCBs, but the literature discussed highlights
a fairly common thread among much of the existing research, which tends to suggest
that direct PCB coupling is not necessarily a concern. Rather, many studies imply that
wire or cable coupling is the dominant coupling mechanism. However, as mentioned in
Chapter 1, direct PCB coupling is certainly a concern due to the magnitude of the electric
field encountered in HIRF environments. The later sections in this chapter focus directly
on PCB coupling including both trace and plane coupling and cover various models and
statistical analyses as well as a few parametric studies.
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2.1.1 System Impact Investigations
Kreitlow et al. investigated the effects of IEMI on a computer network by developing
a realistic test environment and experimentally testing the network performance within a
HIRF environment [16]. When illuminated with the IEMI source, data was successfully
transferred over the network, but the data rate was noticeably deteriorated. They did
measure induced current on one of the network cables, but they did not investigate or
discuss POEs associated with this measurement or mechanisms of coupling.
Loubriel et al. produced a report covering the entire electromagnetic susceptibility
cause and effect chain, but the coupling investigation was fairly limited [17]. They used
an electromagnetic modeling tool called FEKO to investigate PCB coupling with both the
method of moments (MoM) and the multilevel fast multipole method (MLFMM). However,
they relied exclusively on the principle of reciprocity and only ran emissions simulations.
In other words, they used far field radiation patterns to gain insight into expected coupling
behavior. Unfortunately, as discussed in Chapter 1, this approach significantly limits the
conclusions that can be made on the coupling behavior.
Backstrom and Lovstrand performed a thorough system level investigation and offered
a number of succinct conclusions [10]. With respect to coupling, they suggest that the
dominant coupling mechanism is field-to-wire coupling and provide data that is consistent
with a few other cited studies. However, their comparisons are only based on system
impact observations which do not provide a sufficient explanation of the coupling. Other
studies have investigated effects as well but similarly do not offer much discussion related to
coupling with some studies ignoring it completely and opting to directly inject high power
signals at specific locations [9, 11, 12, 18–25].
2.1.2 Early Coupling Models
Interest in modeling the induced voltages and currents on cables, wires, or other trans-
mission lines by an external electromagnetic wave has been strong for quite some time.
Speaking in regards to backdoor coupling—as opposed to front door coupling and inten-
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tional antenna behavior—one of the earliest known models, known as the Taylor model,
was developed in the 1960’s [26]. Additionally, Agrawal et al. and Rachidi developed other
formulations in 1980 and 1993, respectively [27, 28]. Another well-known formulation is
based on an extension of what is called the Baum-Liu-Tesche equations—or BLT equations
[29–32]. Each of these models differ in their formulation but strive to analytically quantify
coupling to transmission lines or wires from an external electromagnetic wave. Further-
more, most if not all of the works discussed below either directly reference one of these
established models or can be indirectly connected back to one of these models through
reference tracing. Although this study does not seek to further build upon these models
directly as others have done, these publications and reports serve as an important reference
for understanding the mechanisms and variables at play.
2.1.3 Wire and Cable Coupling
Silfverskiold et al. investigated microwave field-to-wire coupling utilizing both an ane-
choic chamber and a reverberation chamber [33]. They studied various wire geometries—
both straight and bent wires—that were suspended above a ground plane. Their study
yielded a few notably conclusions. First, the data indicated that reduced coupling was
observed when the wire was close to the ground plane, which is consistent with analytical
models for microstrips [34, 35]. Additionally, they found that when considering angle of
incidence and polarization, the maximum coupling level may exceed the average coupling
level by up to 15 dB. As such, they suggested that in order to properly quantify coupling
within an anechoic chamber, a high resolution in angle of incidence should be used. In
other words, without sufficient resolution in angle of incidence sweeping, the measurements
may severely undershoot potential maximums.
Fei et al. investigated a similar field-to-wire coupling scenario but focused on multi-
conductor cables [36]. They effectively build on Taylor’s original 2-wire model and subse-
quent analytical models involving various wire geometries [26, 37–48]. However, instead of
using a numerical approach, they employ a much more efficient statistical approach which
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relies on the stochastic reduced order model (SROM) method. They demonstrate that
the SROM method is both efficient and robust in predicting induced currents on multi-
conductor cables and suggest that it can be leveraged to efficiently predict coupling in more
complex scenarios where traditional modeling struggles.
As part of an investigation focused on large military platforms, Nana et al. investi-
gated cable coupling using a transfer function approach [49–51]. This approach—known
as electromagnetic topology—was first developed by Baum in 1980 as a formal method for
simplifying the assessment of complex electronic systems [52]. In general, this approach
allows the problem to be broken down into sequential subcomponents and assessed indi-
vidually either through experimentation or simulation. After developing transfer functions
for each part of the coupling path, the total response can be evaluated quickly and easily.
Nana et al. specifically focus on a warship and limit their investigation to apertures and
transmission line coupling suggesting that these are the primary coupling POEs. Here
again, the authors do not provide evidence to support this claim. With respect to trans-
mission line coupling, they primarily focus on electrically short cables and provide a few
notable conclusions. Like other studies, they find that reduced coupling is observed when
the transmission line is closer to the ground plane. They also show results that indicate
greater coupling for longer transmission lines, which is expected for electrically short cables.
Brauer et al. also used a transfer function approach to study the practical implications
of coupling to power and communication cables in a representative computer network [53].
They also evaluate various mitigation techniques using nonlinear or linear protection cir-
cuits attached directly to the susceptible cables which effectively serve as inline filters to
dampen the coupled energy
Ye et al. used a hybrid numerical method consisting of finite difference time domain
(FDTD) and transmission line equations (FDTD-TL) to study coupling to coaxial cables
and mitigation techniques [54]. They compare their results to a SPICE-based method
developed by Paul [38]. They show an order of magnitude improvement in computation
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time and provide a series of parametric studies indicating that coupling can be reduced
by minimizing impedance between the shield and ground plane and reducing the distance
between the cable and the ground plane. Both of these observations are consistent with
other transmission line coupling studies [34, 35].
Ye et al. also considered a scenario where a wire penetrates an enclosure and terminates
at a load [55]. They developed a fairly simple hybrid FDTD approach to calculate induced
voltage at the load by coupling equations for both the external wire currents and internal
wire currents. Their results do compare well with full-wave simulations performed in CST
Microwave Studio, but the method does not substantially improve efficiency and seems to
be fairly narrow in application.
Hamdalla et al. used characteristic model analysis (CMA) to investigate coupling to a
wire suspended over a ground plane [56]. This work is interesting because very few groups
are leveraging CMA for such analysis, but the paper itself has limited impact. It primarily
demonstrates how CMA can be used to study coupling rather than offering any unique
insights. In a separate work, they used a similar approach to investigate coupling to sUAV,
but again the discussion and conclusions are limited [57]. Each of these works explain a
method of investigation rather than offering insight into coupling mechanisms or mitigation
techniques.
Kim et al. recently published both a conference proceeding as well as a journal article
discussing primary coupling mechanisms for modern quadcopters [58, 59]. Unfortunately,
both papers lack a fair amount of detail and explanation, so it is difficult to understand
the methods and results. They claim that the dominant backdoor coupling mechanism is
through the cables connecting the main PCB to the electronic speed controllers. However,
they do not provide any evidence or data to support this claim. They do mention PCB
trace coupling but suggest that the contributions from such coupling is negligible. They
also discuss PCB plane resonance but only consider how this phenomenon affects energy
distribution as opposed to considering it as a separate POE. With respect to wire coupling,
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their simulation results indicate that induced voltages at the ends of the cables are de-
pendent on the terminal impedances, where high impedances lead to high voltages. These
results are consistent with other studies related to induced voltage as a function of terminal
impedance [34, 35]. They also reference and discuss other literature regarding analytical
models for wire coupling, but they only do so for electrically short wires [38, 49].
Although a small portion of the existing literature on cable coupling does incorporate
parametric studies and suggested mitigation techniques, most of the existing work on wire
and cable coupling is focused on the development of efficient models for calculating coupling
rather than a study of mitigation techniques. This is not to suggest that they do not have
merit, but rather to emphasize that their intentions and goals are distinct from the study
presented here.
2.1.4 Microstrip Coupling
Bernardi et al. produced the earliest notable publications on a set of analytical in-
vestigations regarding the excitation of a microstrip by an external electromagnetic wave
[60, 61]. Published in 1990, the first article provides a thorough derivation of the induced
voltage and current along a microstrip transmission line excited by an external plane wave.
Two years later, the initial frequency domain model was extended to enable transient sim-
ulations of pulsed electromagnetic waves. In both articles, one of the noted conclusions
is that coupling can be reduced by increasing the effective permittivity of the microstrip
transmission line.
Leone et al. built upon the Bernardi et al. models in order to further study the
coupling interaction and develop practical models for use within the PCB design process
[34, 35]. These models are quite noteworthy even considering their somewhat narrow scope.
Such models are able to provide induced voltages on PCB traces at a fraction of the time
and resources required for a full-wave simulation. However, in its presented state, it is
limited to simple 2-layer PCB applications that utilize microstrip transmission lines. Such
stackups are certainly in use today, but in modern electronic systems, PCBs are drastically
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growing in complexity with respect to layer count and density. As a result, Leone’s models
are unfortunately too simplistic for many cases. However, it should be stated again that
Leone’s work is in a class of its own in this area of study. He limits scope where appropriate,
justifies assumptions or simplifications, and maintains a thorough analysis of the complex
electromagnetic interactions at play.
Given that incident fields vary in angle and polarization in practice, a few works have
formulated some of the analytical models into a probabilistic framework. For example,
Veropoulos et al. derive a probability density function for the induced voltage and apply
a Monte Carlo simulation to study the behavior under varying plane wave conditions [62].
The data and methods presented are sound and geared towards a practical modeling work-
flow that may be compatible with PCB design process. However, here again, the analytical
models are based on 2-layer PCB applications, which is fairly limited.
Durbhakula et al. are one of the few groups to investigate microstrips that are not
straight, which is notable given that straight traces are rarely found in practical PCBs [63].
In particular, they calculate the worst-case induced voltage due to an incident wideband
plane wave. They use full-wave simulation and perform parametric analysis to observe how
various parameters affect the induced voltage. Studied parameters include incident angle,
dielectric permittivity, dielectric thickness, load impedance, and source bandwidth. They
note that traces with a 45◦ bend actually yield the lowest induced voltage in most cases.
Their results also indicate that direct microstrip coupling generates high enough voltages
to cause concern for disruption or damage. In a separate work, Durbhakula et al. also
used CMA to show that traces near the edge of a two layer PCB exhibit a higher degree
of coupling when compared to traces in the middle of the PCB [64].
Merfeldas et al. investigated coupling to both microstrips and coplanar waveguides
with varying angles of incidence and polarization [65]. They observe a variation in induced
power based on incident wave orientation and provide reasonable experimental verification
in a gigahertz transverse electromagnetic (GTEM) cell but do not offer further discussion
19
on the results.
In 2020, Seifi et al. built upon the analytical Taylor and Rachidi transmission line
models and developed an accurate method for the simultaneous analysis of nonlinear circuits
and electromagnetic field coupling [66]. They perform a time-domain nonlinear analysis of
a nonlinear loaded microstrip transmission line excited by the external plane wave using
the FDTD method. This is interesting because it couples an electromagnetic model with a
functional circuit model allowing feedback between the two domains. However, the paper
is focused on model development rather than an investigation of coupling behavior.
Xie et al. presented one of the few works that not only developed a model for calculating
induced voltage but also used the model to study the effects of certain parameters on
coupling [67]. In particular, they show that increased permittivity and decreased substrate
thickness yield lower absorbed power for a PCB trace whereas trace length only shifts the
resonant frequency rather than affecting absorbed power.
2.1.5 PCB Plane Coupling and Edge Treatment Techniques
Among existing work, there is very little written about PCB plane coupling and edge
treatment techniques for mitigation. One of the few papers on this topic was published in
2013, where Du et al. studied a multi-layer PCB from a radiated susceptibility perspective
[68]. Their full-wave simulation results suggest that an external plane wave generates
resonant waves in the power and ground planes which subsequently couple to vias or traces.
Furthermore, their data also shows that traces with vias exhibit a much higher degree of
coupling than traces without vias in most cases. However, it should be noted that they
do not seem to explicitly compare coupling POEs. The paper mentions that an external
plane wave is able to induce currents directly onto a microstrip, but they do not provide
any quantitative results regarding direct microstrip coupling.
Although there is limited work on plane coupling, many groups have investigated PCB
plane emissions. Although susceptibility studies and emissions studies are closely related,
care should be taken when reviewing data for one study and applying it to the reciprocal
20
scenario. Nevertheless, it is still helpful to consider the existing emissions work when
drawing conclusions on radiated susceptibility.
Much of the existing work in this area focuses on mitigating emissions due to simul-
taneous switching noise (SSN) found in PCBs. Briefly, as SSN current travels through
signal vias, radially propagating waves are generated within the power and ground planes,
which effectively behave as a parallel plate waveguide [69–71]. When these waves reach the
perimeter of the board, some of the energy is reflected due to impedance mismatch while
some of the energy is radiated away from the board.
Existing literature suggests that certain edge treatment techniques around the perime-
ter of the board can either reflect or absorb these waves to reduce emissions:
 Via fencing: This method entails the use of closely spaced vias around the perimeter
of the PCB connecting the top and bottom ground planes.
 Edge plating: This method is a more advanced manufacturing technique that yields
a conductive PCB edge.
 Power plane pullback: This method—also called the “20H” rule—involves pulling
the edge of the power plane back from the edge of the ground plane by a distance of
twenty times the thickness of the dielectric.
 Electromagnetic bandgap structures: This method uses engineered materials similar
to photonic bandgap structures or metamaterials that exhibit a bandgap under pe-
riodic conditions. These structures exhibit a bandgap in the microwave region and
have been shown to reduce emissions due to SSN on PCBs.
Prior to discussing existing literature on this topic, it is important to clarify terminology
to avoid confusion. Throughout this dissertation, the term “via stitching” will be used to
refer to vias throughout the inner area of a PCB while “via fencing” will be used to refer
to vias around the perimeter of a PCB. Sparse via stitching occurs naturally in multilayer
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PCBs when grounding various component pads, but in some cases additional via stitching
is implemented in order to maintain low ground plane impedance and shorten return paths
[72]. Via stitching is also added to prevent disconnected ground planes from resonating
and radiating at high frequencies. It is also worth noting that the term “via shielding”
sometimes refers to surrounding specific traces with grounding vias to reduce crosstalk
[73–75].
Gisin and Pantic-Tanner provide a fairly thorough discussion on PCB EMI as it relates
to power and ground planes specifically [69]. Their study involves multiple edge treatment
techniques and the effects on emissions. They ultimately find that there is a balance
between PCB emissions and self-induced signal integrity issues due to reflections caused by
edge treatment techniques. Gisin and Pantic-Tanner provide a series of FDTD simulation
results that support their theoretical claims. In particular, this work explores three PCB
edge treatment techniques: via fencing, edge plating, and power plane pullback.
In general, Gisin and Pantic-Tanner conclude that both via stitching and edge plating
reduce emissions by creating a quasi Faraday cage around the PCB. However, these tech-
niques also negatively affect signal integrity due to internal reflections. Plane pullback, on
the other hand, improves signal integrity at the expense of increased emissions. Although
they do not explicitly focus on radiated susceptibility, the principle of reciprocity discussed
previously suggests that their conclusions may apply to coupling scenarios as well. Thus,
the data indicates that a potential POE of interest is the PCB power and ground planes.
Furthermore, after coupling to the power and ground planes, the energy can then distribute
and subsequently couple to the signal traces through the vias passing through the board.
Another interesting thing to note is that via stitching and edge plating may be potential
mitigation techniques for reducing backdoor coupling at the PCB level.
A number of other groups have also investigated the 20H rule with conflicting results
[76–83]. In general, there is substantial debate over whether this method does or does not
reduce emissions, suggesting that the answer depends on other factors such as the PCB
22
stackup.
In addition to via fencing, edge plating, and power plane pullback, there is a sub-
stantial amount of work surrounding electromagnetic bandgap (EBG) structures. These
structures are engineered materials that consist of a unit cell that is repeated to achieve
a macroscopic behavior—similar to metamaterials. As it relates to this dissertation, EBG
structures are incorporated into PCB stackups to suppress resonant modes associated with
the parallel plate waveguide-like structure. The structures exhibit a bandgap akin to pho-
tonic bandgap structures but at microwave frequencies. Sievenpiper et al. pioneered this
area of study in 1999 [84] with Abhari and Eleftheriades coining the term in 2002 [85].
After the introduction of this technique, many other groups began investigating, simulat-
ing, and experimentally testing other EBG structures to both reduce the footprint and
increase the bandgap [86–93]. Although most of these works focus on suppressing PCB
noise to reduce interference on the PCB itself, it is worth considering whether these struc-
tures could also mitigate coupling from an external plane wave by placing them along the
perimeter. On the other hand, many of the EBG structures that have been demonstrated
in literature consume a significant amount of real-estate on the board, which may limit
their applicability.
2.1.6 Susceptibility within an Enclosure
Much of the work centered around the effects of metallic enclosures is heavily focused
on the development of efficient methods for analyzing complex systems and geometries as
opposed to investigating methods for reducing coupling. For example, Xiao et al. used
electromagnetic topology to analyze PCB coupling within nested metallic enclosures [94].
By leveraging both Agrawal’s model and the BLT equations, they demonstrate a method
that is an order of magnitude faster than full-wave simulations while providing similar
accuracy.
Abadpour et al. investigated coupling to a simple microstrip structure within an en-
closure as a function of varying aperture configurations [95]. Although the details are very
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unclear, both simulation and experimental plots do indicate that the enclosure typically
mitigates coupling except at natural resonant frequencies of the enclosure itself. At the
enclosure resonant frequencies, the coupling is actually higher with the enclosure present.
Houchouas et al. investigated a similar scenario and validated their simulations experimen-
tally, but they did not offer any meaningful conclusions regarding the coupling behavior
[96].
Other studies investigated 4-layer PCBs as opposed to 2-layer PCBs in order to simulta-
neously understand power and ground plane coupling. In fact, in addition to investigating
PCB plane coupling as discussed in Section 2.1.5, Du et al. also investigated coupling to
a PCB within an enclosure [68, 97, 98]. In the first paper, they consider one or multiple
PCBs enclosed in some sort of equipment which is modeled as a rectangular waveguide with
a series of compartments. In this case, the simulation results indicate that peak coupling
occurs at the PCB plane resonant frequencies but is filtered by the cutoff frequency and
transmission characteristics of the waveguide and any existing apertures. In the second pa-
per, they consider a PCB within a rectangular enclosure with a single aperture—a scenario
where cables need to be connected to a PCB at the system integration level. In this work,
experimental results indicate that peak coupling occurs at resonant frequencies of both the
PCB planes and the enclosure.
In the warship study, Nana et al. also found that enclosure resonance played a major
role in coupling magnitude [49–51]. The investigation included both experimental and
modeling results that were generally comparable in magnitude. The results were used to
develop a transfer function that related the HIRF source to the induced signal within the
enclosure. They also provided results showing that utilizing conductive gaskets on doors
and openings mitigates coupling to the enclosure.
2.2 Unexplored Areas
As demonstrated in this review, there is a substantial amount of existing research
related to this topic, but much of it does not address the research questions presented in
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Section 1.2.2. As a result, there is certainly room for further study. In particular, there
is very little existing work focused on PCB backdoor coupling. The existing work is also
fairly limited in scope and rarely incorporates parametric studies to observe the coupling
behavior under various conditions. Among the system level investigations, there also seems
to be consensus that cables are the dominant coupling mechanisms. This certainly may be
the case, but as will be shown, direct PCB coupling can absolutely generate high enough





As discussed in previous chapters, it is clear that there are gaps in existing research
particularly related to understanding radiated susceptibility of PCBs. There is strong
evidence demonstrating a link between source characteristics and system impact, but the
system level coupling behavior is incredibly complicated and simply cannot be understood
without reducing the device under test (DUT) complexity. Thus, in order to study this
problem effectively, it is important to isolate the coupling mechanisms and thoroughly
investigate their behavior in a controlled manner. Only then can the system level coupling
interaction be studied and understood in light of the isolated results.
Prior to presenting specific results, this chapter provides both a theoretical framework
for understanding the major backdoor coupling principles and a set of research procedures
for investigating and understanding the coupling behavior. The results presented in the
following chapters will be discussed in light of these principles, so it is critical to establish
a foundation for such discussions.
3.1 Theory and Principles
Although backdoor coupling is complex and difficult to predict in a real system, the
principles at play at each system level remain unchanging and enable reasonable predic-
tions about the coupling behavior. In order to better understand the theory behind this
coupling, the following sections provide some background on a few relevant topics as well as
some insight into various ideal but relevant scenarios. Throughout the discussion, various
practical implications will be examined.
As with all electromagnetic problems, it is important to begin with the foundation of
Section 3.2 of this chapter previously appeared as R. P. Tortorich, W. Morell, E. Reiner, W. Bouillon, and
J.-W. Choi, ”A study on the radiated susceptibility of printed circuit boards and the effects of via fencing,”
Electronics, vol. 10, no. 5, p. 539, Feb. 2021. It is reprinted by permission of MDPI — Multidisciplinary
Digital Publishing Institute [99].
26
electromagnetics, namely Maxwell’s equations:
∇ · D = ρ (3.1)
∇ · B = 0 (3.2)
∇× E = −∂B
∂t
(3.3)
∇×H = J + ∂D
∂t
(3.4)
where E is the electric field, D is the electric displacement field, B is the magnetic field,
H is the magnetizing field or the magnetic flux density, ρ is the electric charge density,
and J is the electric current density. These equations take multiple forms depending
on the application, but in all forms they provide the same fundamental description of
electromagnetic waves. Equations 3.1 and 3.2 are sometimes referred to as the divergence
equations and Equations 3.3 and 3.4 are sometimes referred to as the curl equations. The
divergence equations essentially indicate that electric charges exist and produce an electric
field while magnetic charges do not exist. In other words, electric fields have a start and an
end point while magnetic fields create loops with no beginning or end. For example, in the
case of a simple bar magnetic, the magnetic fields do not start at one pole and end at the
other. Rather, the field continues through the bar and creates a loop. The curl equations on
the other hand indicate that time-varying magnetic fields produce electric fields and time-
varying electric fields produce magnetic fields. Furthermore, electric charges in motion
(i.e., current) also produce magnetic fields. Although Maxwell’s equations certainly yield
far more complex conclusions, these descriptions provide a simple and straightforward
explanation.
As it relates to the problem at hand, Maxwell’s equations describe the fundamental
relation between an electromagnetic wave and the current it can induce in an antenna—
whether it be an intentional antenna or an unintentional antenna. Thus, it is clear that for
a given electronic system that incorporates conductors, it is not a question of if coupling
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will occur; rather, it is a question of how much coupling will occur.
3.1.1 Resonance
An important concept to introduce here is that of resonance. Resonance applies beyond
electromagnetics and like many electromagnetic topics, it is sometimes easier to understand
by considering a mechanical-based analogy. Let us consider a guitar for example. As each
string on a guitar is plucked, it vibrates and produces a tone with a given frequency. The
vibration present on the string is called a standing wave, and the frequency at which it
vibrates is in fact the resonant frequency. As will be discussed in further detail in the
following sections, the frequency of a wave depends upon the velocity and wavelength of
the wave. In the guitar example, the velocity depends upon the tension and linear mass
density (i.e., mass per unit length) of a given string. This is precisely why the thicker
strings produce lower tones (high linear mass density and low tension) and the thinner
strings produces higher tones (low linear mass density and high tension). The wavelength,
on the other hand, depends upon the length of a given string. Thus, the tone can also be
shifted by adjusting the fret position (i.e. the position at which a string is held on the neck
of the guitar).
To put it more succinctly, the resonant frequency is dependent upon both the geometry
and the materials of a given structure. Analogously, conductors found in electronic systems
also have specific resonant frequencies that occur naturally due to the material properties
and geometry of the structure. Now, recalling Maxwell’s curl equations, these conductors
will still absorb energy at other frequencies—although resonance may not occur, currents
are still induced due to the presence of an electromagnetic field. However, they will typically
absorb significantly more energy at the resonant frequencies. This is a critical concept
because the resonant frequencies essentially represent the frequencies at which coupling
is at a maximum. Thus, in order to assess the degree of coupling and compare different
POEs, it is beneficial to examine coupling at the resonant frequencies.
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3.1.2 Modes
When discussing standing waves and resonance, it is also helpful to understand the
wave modes that exist. Strictly speaking, a mode is a time-independent oscillation where
the frequency and shape of the wave are invariant. These oscillations occur at the afore-
mentioned resonant frequencies, but the term carries a bit more information. The mode of
a wave typically refers to the pattern or structure of the standing wave. This is an impor-
tant distinction because it is possible for a single resonant frequency to manifest itself in
different modes. Furthermore, a special subset of all modes for a given system are known
as the normal modes. The term “normal” here refers to the orthogonality of these special
modes. Thus, the normal modes essentially serve as a basis where all other modes can be
represented as a linear combination of the normal modes.
Note that the first normal mode is sometimes referred to as the fundamental mode or the
first harmonic, and higher order modes are sometimes referred to as higher order harmonics.
In many cases, the fundamental mode occurs when the wavelength is similar in magnitude to
the dimensions of the antenna. For example, some of the simplest antennas are the quarter-
wave monopole and the half-wave dipole, which resonate at the frequency that yields either
a quarter wavelength or a half wavelength along the length of the antenna, respectively.
In most cases, these types of antennas are operated at the fundamental frequency, but in
special circumstances they can be operated at higher resonant frequencies—this is known
as harmonically operated [100].
Given that this work focuses on PCBs, it is helpful to understand modes associated
with such structures. In particular, most PCBs incorporate power and ground planes within
the stackup which effectively form a dielectric loaded cavity or parallel plate waveguide
[59, 68, 69, 98, 101–103]. The resonant frequencies (fmn) of an ideal parallel plate waveguide















where subscripts m and n are the mode indices, c is the speed of light, εr is the relative
permittivity of the substrate, and a and b are the length and width of the PCB, respectively.
In general, for a 3D rectangular cavity, this equation would normally include a third term
associated with the height of the cavity. However, in practical PCBs, the vertical distance
between the planes is much smaller than the wavelengths of interest and thus such modes
can be ignored. It should be noted that this equation is for ideal parallel plates and does
not directly extend to the multi-layer PCB structures studied here. As such, it is used as
a reference to conceptually understand the formation of resonant modes within realistic
PCBs. For practical multi-layered structures as well as non-rectangular PCBs, eigenvalue
analysis is typically employed to determine resonant modes of the structure [59].
As an example, Figure 3.1 shows the electric field pattern for multiple resonant fre-
quencies including the fundamental TM10 and TM01 modes as well as higher order modes
that can be excited in an ideal PCB structure. Note that because the electric field intensity
varies across the power plane, the measured induced voltage will also vary by location. In
fact, at the nodes of the standing wave patterns (blue regions in the plots), the induced
voltage is minimal.
3.1.3 Velocity Factor
The velocity of electromagnetic waves is dictated by the medium in which they travel.
In particular, the permittivity and permeability of the surrounding medium directly affects
the wave velocity. In free space for example, electromagnetic waves travel at the speed of
light, which is approximately 3× 108 m/s. However, in other media, electromagnetic waves
slow down. Note that the following derivations can be applied to a uniform medium or an
inhomogeneous medium for which an effective permittivity and an effective permeability









Figure 3.1. Electric field patterns for a sample of resonant modes within a four layer PCB:
(a) TM10, (b) TM01, (c) TM11, and (d) TM41.
where v is velocity, ω is angular frequency, and β is the phase constant. The phase constant




where µ is the medium permeability and ε is the medium permittivity. By substituting











This can be further reduced by breaking permeability and permittivity into their com-
31

















where µr is relative permeability, εr is relative permittivity, µ0 is the permeability of free
space, ε0 is the permittivity of free space, and c is the speed of light in free space.
Finally, we can make one final simplification by introducing what is commonly referred
to as the velocity factor or VF:
v = VF× c. (3.10)
The velocity factor is the wave velocity expressed as a percentage of the speed of light.
In free space, µr and εr each have a value of 1, leading to a velocity factor of 1 and a
wave velocity of c. However, as the relative permeability and permittivity values increase,
the velocity factor decreases and the wave slows down. This plays a significant role with
respect to signal delays and timing for critical systems, but there is a secondary effect that
is of interest for this study.
As the wave slows down, the wave essentially compresses and the wavelength becomes





where f is frequency and λ is wavelength. If frequency is held constant and velocity
decreases, it is clear that wavelength must also decrease. However, what happens when
the wavelength remains constant? Recall from Sections 3.1.1 and 3.1.2 that resonance is
tied to the geometry and, in simple cases, the length of a specific dimension. Thus, if the
length is constant, the wavelength at which resonance occurs is also constant—at least for
the fundamental mode. Referring back to Equation 3.11, if wavelength is held constant and
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velocity decreases, then the frequency at which resonance occurs must also decrease. This
observation is interesting because it enables the ability to shift the coupling band simply
by adjusting the permeability or the permittivity of the medium.
When considering this principle in the context of complex electronic systems, it is
sometimes easier to put this in terms of transmission line theory. After all, the waves
within an electronic system are generally not traveling through a uniform medium. To
do this, we can revisit Equation 3.7 and apply it directly to a transmission line using a
lumped-element circuit model. Essentially, wave velocity is defined in the same manner,
relying on angular frequency and propagation constant, but the transmission line model






is the series inductance per unit length and C
′
is the shunt capacitance per unit
length. These are also sometimes referred to as the distributed inductance and distributed
capacitance, respectively. Note that this an approximation based on a lossless transmission










Thus, it is quite clear that in addition to adjusting material properties like permittivity
and permeability, the velocity can also be affected by adjusted the geometry of the model.
However, again recall that the uniform medium calculations are still applicable provided an
effective permeability and effective permittivity can be calculated for the structure. Regard-
less, in the case of a PCB, this enables the ability to adjust the dielectric substrate material
or the trace width for example in order to shift the resonant coupling frequencies—both
of which directly affect the distributed inductance, distributed capacitance, and effective
permittivity. This concept is also very important in relation to the following section on
33
structure size.
3.1.4 Electrically Long vs. Electrically Short
While studying the nature of coupling and the behavior of antenna structures, one
will inevitably encounter the terms “electrically short” and “electrically long.” For a given
frequency, although there is not a definitive transition point, electrically short typically
means that a given structure is shorter than one-quarter wavelength, and electrically long
means that a given structure is longer than one-quarter of the wavelength. Additionally,
these terms are always considered to be relative and not absolute. For example, a given
structure may be considered electrically short for a low frequency (i.e., long wavelength)
but electrically long for a much higher frequency (i.e., short wavelength). Furthermore, in
order to apply these terms accurately, it is important to recall the discussion on velocity
factor in Section 3.1.3. At a particular frequency, free-space wavelength is not the same as
wavelength within a different medium or within a transmission line.
Unfortunately, such terms are oftentimes used casually to indicate whether or not a par-
ticular structure will absorb (or radiate) electromagnetic energy at a particular frequency
or within a particular frequency band. The unspoken reason for such claims is related to
the previously discussed concept of resonance. As mentioned, many antenna structures res-
onate at quarter-wave or half-wave frequencies as well as higher order harmonics. Thus, in
order to simplify radiated susceptibility investigations, electrically short structures are typ-
ically ignored implying that such structures will not resonate at the frequencies of interest.
However, Maxwell’s equations and subsequent derivations clearly indicate that electrically
short structures do indeed radiate and absorb electromagnetic energy at frequencies below
resonance. In fact, many portable applications intentionally utilize electrically small an-
tennas due to size constraints [104]. Of course, electrically large antennas tend to be more
efficient, but it is certainly best to consider all coupling paths and only eliminate electri-
cally small structures if there is evidence to indicate that their coupling contributions are
negligible.
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3.2 Methodology and Research Procedures
In order to properly investigate radiated susceptibility of electronic devices and systems,
it is critical to utilize both simulation data and experimental data. Due to the complexity
of the interaction at hand, simulation enables unique data collection methodologies that
simply are not possible in experimental conditions. For example, current and voltage
measurements can be made without affecting the system, electric and magnetic field profiles
can be visualized, and various parameters can be held constant to limit the variables in
play. On the other hand, modeling can only be so accurate particularly for electromagnetic
fields and complex materials and geometries. As a result, it is also critical to perform
model validation through experimental means. Such experiments enable a useful feedback
loop that improves the model and subsequently improves the experimental setup, data
collection, and data interpretation.
Furthermore, certain experimental work is simply not feasible to simulate. For example,
modern multi-scale systems may take weeks or even months to simulate and require high
performance computing infrastructure. It also may be difficult to properly model certain
geometries or material properties accurately, which generally leads to simplifications within
the model that may or may not be appropriate. For example, realistically, the finished
thickness and cross-section of PCB traces and vias vary due to inconsistent etching and
material deposition. However, due to the high conductivity of traditional PCB conductors
like copper, failing to capture these small defects in the model does not present much of
an issue with respect to simulation results. On the other hand, some variations do indeed
cause discrepancies between simulation and experimental results. In particular, although
dielectric permittivity is commonly treated as a constant for a given material, it is well-
known that dielectric permittivity can vary considerably especially at high frequencies. If
such variation is not considered within the model, there will certainly be errors within
the results. Sometimes substrate manufacturers provide frequency dependent permittivity
data that can be leveraged, but that is not always the case. As a result, it is important
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to be aware of all modeling assumptions and furthermore identify those assumptions that
may substantially affect the simulation results.
This chapter began with the foundational theory behind the study at hand. The
following sections will build upon the theory and discuss the methodology for both model
setup and experimental setup. After all, proper model and experimental setup are essential
to both capturing accurate data and providing an appropriate interpretation of the data.
In the following sections, the methodology and research procedures will be discussed in
detail along with justification regarding these methods. The intent of this information
is to provide an explanation of how the simulations and experiments were performed,
justification for the setup, and explanation of the resulting data.
3.2.1 Modeling Approach
Due to the complexity of the PCBs of interest, Ansys High Frequency Structure Simula-
tor (HFSS) was used for all electromagnetic modeling. HFSS is a premier software package
that enables 3D full-wave electromagnetic modeling. It incorporates both a finite element
method (FEM) for frequency domain simulations and a discontinuous Galerkin method for
time domain simulations—both of which leverage unstructured meshes for complex geome-
tries. This software suite was selected because the primary intent of this study is to gain
a better understanding of the electromagnetic interactions rather than the development of
advanced modeling methodologies. Thus, accuracy, flexibility, and rapid model setup were
of great interest.
Modeling the Device Under Test
Given the focus on PCBs, the most efficient method for modeling the DUT was to
leverage traditional electronic design automation (EDA) tools. In particular, Altium De-
signer was used to layout all PCB models presented in this study. This enabled full control
over each design and access to the design files. To import PCB files into HFSS, it was first
necessary to import the PCB files into Ansys HFSS 3D Layout, which is a separate tool
within HFSS that is specifically geared towards PCB modeling. Unfortunately, HFSS 3D
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Layout is limited to PCBs and lacks many of the more powerful features of HFSS. As a
result, the HFSS 3D Layout model was then exported to HFSS for full-wave simulations.
The most common workflow is show in Figure 3.2. After obtaining an appropriate PCB
model within HFSS, additional model elements were added either within HFSS directly or
by utilizing traditional computer-aided design (CAD) tools. In some cases, SolidWorks was
used to design various 3D models which were subsequently imported into HFSS.
Altium Designer HFSS 3D Layout HFSS
Figure 3.2. PCB CAD model workflow. PCB layout is first performed in Altium Designer.
PCB design files are initially imported into HFSS 3D Layout and then subsequently ex-
ported to HFSS for full-wave simulations.
Excitations
In a HIRF environment, it can be assumed that the vulnerable system is located in
the far field region with respect to the high intensity source. Thus, within HFSS, a plane
wave excitation was used in all simulations. The angle of incidence and polarization were
varied depending on the simulation. Figure 3.3(a) provides an illustration of the plane wave
defined in spherical coordinates where θ indicates the elevation angle referenced from the
z axis and φ indicates the azimuthal angle referenced from the x axis. Figure 3.3(b) also
shows the ~E-field polarization where α indicates the polarization angle referenced from the
elevation unit vector. Note that in all cases, linear polarization was used. Additionally,
the electric field strength was held constant at 1 V/m in order to normalize the results
and enable direct comparison between simulation data. Note that induced voltages scale
linearly with electric field strength which enables quick calculation of practical induced
voltages in HIRF environments.
In order to represent component or system I/O, HFSS lumped ports were used in
some cases. Lumped ports were sometimes excited to visualize radiation patterns, which
informed the selection of incident angles and polarization. In other words, the PCB emis-
sions were observed to determine natural resonant frequencies and the far field wave pattern.
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(a) (b)
Figure 3.3. Plane wave illustration: (a) Wavevector and ~E-field in spherical coordinates
and (b) ~E-field polarization. θ indicates the elevation angle referenced from the z axis, φ
indicates the azimuthal angle referenced from the x axis, and α indicates the polarization
angle referenced from the elevation unit vector.
These types of ports require a reference conductor and an impedance specification. In all
cases, the reference conductor was the nearest ground plane or pin and an impedance of
50 Ω was used. The 50 Ω impedance value not only served to normalize the port impedance
for comparison between simulations, but it also enabled comparison to experimental data
collected with a 50 Ω port.
Boundary Conditions
To emulate free-space conditions, a perfectly matched layer (PML) radiation boundary
was used. When an incident wave reaches this boundary, there is zero reflection and the
wave rapidly decays as it travels through the PML layer. At the extents of the simulation
domain, a PEC layer is placed which perfectly reflects the incident wave. The wave con-
tinues to rapidly decay until it reaches the airbox again at which point it is significantly
smaller in magnitude and can be considered negligible.
Measurement Quantities
Given that this study is focused on understanding the plane wave coupling behav-
ior, it was important to establish a reliable metric for describing the degree of coupling.
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The obvious quantities for an electronic system are voltage, current, and power. Among
these quantities, voltage is the most straightforward to calculate at a port within HFSS.
Additionally, within literature, induced voltage is by far the most commonly calculated
or measured quantity. To calculate voltage in HFSS, a line must be drawn in the model
between two points where the voltage is to be measured. In the case of a port, this is
typically done in the center of the port surface between the reference conductor and the
signal conductor. The complex voltage phasor is then calculated by integrating the electric




~E · ~dl (3.14)
where V is the complex voltage drop as defined in HFSS and l is the path along which
the field is integrated. This quantity is calculated at each frequency or timestep in the
simulation. Because phase is not critical in this analysis, the plots shown here are generated
by taking the magnitude (Vpeak) of the complex voltage:
Vpeak = |V| . (3.15)
In early simulations, another quantity that was observed is total absorbed power. This
was obtained by integrating the Poynting vector across the set of surfaces that make up




Re(~P ) · ~ndS (3.16)
where S is the surface or set of surfaces, ~P is the Poynting vector, and ~n is the normal
vector to the surface S. Naturally, this curve often followed the peaks and valleys of the
induced voltage curves, but this was a useful metric that helped quantify the total absorbed
power under various conditions. Unfortunately, due to the small scale of this calculation,
it required seeding the boundary mesh, which grew simulations times to an unacceptable
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level in most cases.
Additionally, in some cases it was useful to plot the S-parameters. In particular, the
input port voltage reflection coefficient (e.g., S11) will exhibit a dip at the radiating—
and therefore absorbing—frequencies for a given port. This measurement was used in
conjunction with far field radiation plots to determine optimal angle of incidence and
polarization for the incident plane wave.
Mesh Conditions
In general, HFSS has a very robust adaptive meshing algorithm which eliminates many
of the difficulties with obtaining an appropriate mesh. This adaptive meshing process
occurs at a user-specified frequency and is typically set to converge based on the change in
S-parameter magnitude. More specifically, at each iteration, S-parameters are calculated
and compared to the previously computed S-parameters. The adaptive meshing process
converges when the maximum change for all S-parameters is below a user-specified value.
This is a reasonable default behavior, but it doesn’t quite capture the quantity of interest
here. Fortunately, HFSS allows the user to specify additional convergence criteria. In all
simulations presented here, the difference in port voltage (i.e., ∆Vpeak) was also used as
convergence criteria for the mesh. For simulations with only one or two ports, ∆Vpeak was
typically set to 5% – 10%, while for simulations with a large number of ports, ∆Vpeak was
typically set to 15% – 20% to reduce simulation time.
For the simulations in this study, the maximum frequency within a given sweep was
used for the adaptive meshing process which was 10 GHz. In addition to leveraging the
built-in adaptive meshing algorithm, it was also helpful to seed the initial mesh when
calculating voltages as described above. This was not a strict requirement due to the mesh
convergence criteria, but it did expedite the meshing process and tended to generate more
accurate voltage curves. Figure 3.4 below demonstrates a comparison of the generated
mesh with and without specifying additional convergence and mesh criteria.
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(a) (b)
Figure 3.4. Comparison of meshes generated at a connector port: (a) Mesh generated
using default HFSS settings and (b) Mesh generated by seeding the port mesh and us-
ing additional convergence criteria based on the port voltage. Without seeding the mesh
and specifying additional convergence criteria, the port mesh is inadequate and may yield
inaccurate voltage measurements.
Analysis Setup
During this study, both frequency domain and time domain simulations were performed
for varying reasons. Typically, frequency domain simulations were utilized to understand
coupling frequencies of interest. Time domain simulations were occasionally used to further
analyze the evolution of the coupling behavior. Additionally, for some simulations, certain
quantities—either geometrical definitions or material properties—were parameterized to
enable rapid and efficient study of a subset of model variables.
In terms of simulation setup, frequency sweeps were typically performed from 0.1 GHz
to 10 GHz with a step value of 0.05 GHz. This frequency range was chosen based on a few
different sources. In the FAA documents referenced in Chapter 1, there are various HIRF
environments associated with different aircraft and each environment includes a table that
specifies field strengths for various frequency bands [1, 2]. According to these environments,
frequencies in the 1 GHz to 10 GHz range exhibited the highest field strengths reaching
over 7 kV/m. In addition to the FAA regulations, other literature focusing on HIRF effects
entails testing in this frequency range [10, 12, 14, 15].
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Data Processing
HFSS is fairly flexible in its post-processing, but it requires a fair amount of manual
interaction when comparing data between multiple simulations. As a result, HFSS data
was exported as a comma-separated value (CSV) file and all post-processing was performed
in Python. In Python, three separate libraries were leveraged for flexible plotting. The
CSV files were first imported into a Pandas DataFrame and subsequently plotted with
Matplotlib. NumPy was also used on occasion to calculate quantities of interest including
coupling improvement in decibels.
3.2.2 Experimental Approach
In order to validate the electromagnetic modeling results, experiments were conducted
on fabricated PCBs. Each DUT was placed in an anechoic chamber (ETS-Lindgren,
Model 5247) and illuminated by an ultra-broadband 750 MHz–18 GHz horn antenna (ETS-
Lindgren, Model 3115). The horn antenna was fed a single-tone sinusoidal signal gener-
ated by a high frequency 25 GHz arbitrary waveform generator (AWG) (Keysight, Model
M8195A) and amplified by an 8 W wideband 1 GHz–22 GHz power amplifier (RF-Lambda,
Model RFLUPA01G22GA). The measurements were obtained using an 8 GHz mixed sig-
nal oscillscope (Teledyne LeCroy, Model WavePro 804-HD). Although simulations were
performed with a frequency rage of 0.1 GHz to 10 GHz, the experimental setup is limited
to a frequency range of 1 GHz to 8 GHz. The overall experimental setup, including all
equipment and fixtures, is shown in Figure 3.5.
Testing Loop Characterization
In order to compare experimental voltages to simulated voltages, it was first necessary
to determine the electric field strength at the DUT. The electric field strength can then be
used to normalize and scale the experimental measurements for direct comparison to the
simulation results. To determine the electric field strength, an extensive characterization
of the chamber and testing loop was performed. This characterization process effectively
served as a mapping between signal amplitude and field strength at the DUT platform.
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Figure 3.5. Experimental setup loop for making controlled induced voltage measurements.
Signal generation is performed using a waveform generator, power supply, amplifier, and
horn antenna. An anechoic chamber is used to mimic free-space conditions in a controlled
environment, and a fixture is used for holding the DUT at a consistent location and in a
consistent orientation. Voltage measurements are performed using an oscilloscope, and a
PC with a custom Python module is used to automate the testing procedure.
In the following derivation, some of the quantities are relative and include associated
units in square brackets. Quantities without units, on the other hand, are absolute. Pref-
erence is given to relative quantities throughout the derivation because they simplify the
calculation considerably. Recall that absolute voltage and power quantities can be con-
verted to relative quantities with the log function as shown in the following equations:
P [dBW] = 10 log (P ) (3.17)
V [dBV] = 20 log (V ) (3.18)
where P [dBW] is the power expressed in decibels relative to one watt and V [dBV] is the
voltage expressed in decibels relative to one volt.
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To characterize the chamber, a second horn antenna was first placed on the test article
platform in the anechoic chamber. A vector network analyzer (VNA) (Copper Mountain,
Model C2420) was then used to measure scattering parameters for the two-port network
created by the horn antennas. In particular, port 1 was connected to the amplifier and port
2 was connected to the second horn antenna. Scattering parameter S21 (i.e., the forward
voltage gain) in this scenario reflects the change in power received after passing through
the cabling, the amplifier, the transmitting antenna, the free space region of the chamber,
and the receiving antenna. It effectively relates the transmitted power (PT) to the received
power (PR):
PR [dBW] = PT [dBW] + S21 [dB] . (3.19)















where Vrms and Vpeak are the RMS and peak output voltages, respectively. We then modify
this equation to use relative quantities using Equation 3.17 and Equation 3.18:






PR [dBW] = 20 log (Vpeak)− 10 log (100) (3.22)
PR [dBW] = Vpeak [dBV]− 20 [dB] . (3.23)
Combining Equation 3.19 with Equation 3.23 and solving for Vpeak provides a rela-
tionship between the output voltage, the transmitted power, and the forward voltage gain
scattering parameter:
Vpeak [dBV] = PT [dBW] + S21 [dB] + 20 [dB] . (3.24)
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Now, the final step is to relate the output voltage to the incident electric field, which
can be done with basic antenna theory. In particular, the antenna factor (AF ) is a quantity
that directly relates the voltage (Vpeak) at the antenna port to the electric field strength










Note that the antenna factor is a quantity measured by the manufacturer after charac-
terizing a given horn antenna. This information was provided by the manufacturer upon
request.
After inserting Equation 3.24 into Equation 3.25 and solving for PT, we are able to
determine the power required to generate a desired field strength at the DUT:









This quantity is then used to set the waveform amplitude. With the equipment specified
above, field strengths in excess of 30 V/m can be generated at the DUT.
Testing Automation
A Python module was developed to automate the experimental testing procedure.
The module obtains user input for the desired frequency range and field strength at the
DUT. The module then controls the AWG for signal generation and oscilloscope for signal
measurement and subsequently exports the data for post-processing in python.
For each test frequency, the Python module performs the following steps:
1. Uses Equation 3.26 to determine the required transmitted power to produce the
desired field strength for a given frequency;
2. Communicates with the AWG Component Object Model (COM) driver and generates
a single-tone sinusoidal waveform with peak-to-peak voltage determined in the first
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step;
3. Communicates with the oscilloscope and commands it to wait for the signal to settle
and then measure the peak-to-peak voltage of the output signal;
4. De-embeds the frequency response of the output cabling and the oscilloscope;
5. Normalizes the compensated output response to the field strength defined by the user;
6. Stores the frequency and normalized voltage measurement.
Once the test process has been conducted for the entire frequency range, the mod-
ule exports a CSV file containing each normalized induced voltage measurement and its




Within this study, multiple design parameters have been investigated to observe how
they affect coupling to the PCB power plane and traces. Data is presented on the design
parameters shown in Table 4.1. As discussed previously, a few of these techniques have
been studied with respect to PCB emissions, but there has been little to no quantification
of their effects on coupling. In some cases, these techniques or design features may or may
not be incorporated due to inevitable tradeoffs, but it is important to quantify their impact
on coupling. The following sections provide quantitative data for a number of scenarios
that can potentially aid in hardened PCB designs. The first section focuses on simulation
data obtained from HFSS, while the second section focuses on experimental data for model
validation. In some cases multiple angles of incidence or polarization are shown when it
provides further insight into the behavior. However, a more thorough investigation into
angle of incidence and polarization variations is presented in the next chapter.
Table 4.1. PCB Design Parameters
Parameter Description
Via Fencing
Vias placed at the perimeter of a PCB to tie the ground
planes together
Groundfill
Copper fill that remains on a signal layer after routing and
is typically connected to the ground net
Buried Power Plane A power plane placed between two solid ground planes
Single-sided vs. Double-sided
Components and traces on one side only vs. components
and traces on both top and bottom layers
Buried Traces Traces placed between two solid ground planes
Via Stitching
Vias placed throughout the PCB to tie the ground planes
together
Sections 4.1 and 4.6 of this chapter previously appeared as R. P. Tortorich, W. Morell, E. Reiner, W.
Bouillon, and J.-W. Choi, “A study on the radiated susceptibility of printed circuit boards and the effects
of via fencing,” Electronics, vol. 10, no. 5, p. 539, Feb. 2021. It is reprinted by permission of MDPI —
Multidisciplinary Digital Publishing Institute [99].
Sections 4.3, 4.4, and 4.5 of this chapter previously appeared as R. P. Tortorich, W. Morell, E. Reiner, W.
Bouillon, and J.-W. Choi, “A study on printed circuit board backdoor coupling and stackup considerations,”
in 2021 Annu. Dir. Energy Sci. Technol. Symp., March 2021. It is reprinted by permission of DEPS —
Directed Energy Professional Society [105].
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An important detail to remember when reviewing the following plots is the normal-
ization applied to the incident field. As mentioned in Section 3.2.1, all simulations were
performed utilizing a field strength of 1 V/m. Naturally, this induces voltages that are fairly
small—most simulations do not yield peak values over a few millivolts. However, when the
induced voltages are scaled relative to typical field strengths, it is clear that the induced
signals are certainly capable of affecting the device operation. According to the FAA and
other literature on HIRF environments and IEMI sources, field strengths can range from
hundreds of volts per meter (100 V/m) to tens of kilovolts per meter (10 kV/m) [10, 14, 15].
As will be shown in the results presented here, field strengths of this magnitude can easily
generate an induced voltage of 10 V or more, which is certainly concerning for modern
electronics that typically operate with a 5 V or 3.3 V supply voltage. Furthermore, supply
voltages are constantly trending downward in order to meet power and thermal require-
ments for various applications, which naturally exacerbates this problem further.
4.1 Via Fencing
To begin, a common edge treatment technique is studied which has been shown to
reduce emissions [69, 71, 76, 106–110]. Recall that via fencing is the practice of placing
vias around the PCB perimeter in order to form a pseudo Faraday cage. Among existing
literature, this has only been studied from an emissions perspective. Furthermore, in
addition to focusing on emissions, many of the existing studies present results based on ideal
PCB stackups. In other words, the existence of traces and vias that result in discontinuous
planes is not considered. Such approaches are not without merit, but the conclusions drawn
from prior work may not necessarily apply to practical stackups and layouts.
Thus, in the following subsections, a comparison between ideal and practical PCBs is
offered with the effects of via fencing on coupling presented for both cases. This comparison
is critical because it provides insight into whether or not via fencing plays a substantial
role in mitigating coupling in a realistic scenario. It also serves as a reference for the other
techniques studied in later sections of this chapter.
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4.1.1 Effects of Via Fencing on an Ideal PCB
We begin with an ideal multilayer PCB which does not contain pads, traces, or vias
as shown in Figure 4.1(a). Figure 4.1(b) also shows the stackup of the PCB including
the thickness of each layer. FR4 was used as the dielectric substrate with a nominal
permittivity of 4.27. Note that this PCB is no different in its stackup than the practical
PCBs considered in the following section. The PCB dimensions are 1” x 2”, and each of the
ground layers—top and bottom copper layers and inner ground plane—are tied together
using via stitching throughout the PCB. The power plane is also pulled back from the edge
to allow room for the via fencing. An ideal port is placed between the power and ground
planes with an impedance of 50 Ω.
(a) (b)
Figure 4.1. Four-layer ideal PCB: (a) 3D model with incident wave normal to the top of
the board (−z direction) and ~E-field polarized in the y direction and (b) PCB stackup
including dielectric substrate, copper layers, and solder mask. The thickness of each layer
is displayed in mils.4
The plane wave angle of incidence and polarization was selected by first performing
an emissions simulation for the ideal stackup. Due to the principal of reciprocity, it is
expected that peak coupling will occur for a plane wave that is oriented based on peak
emissions. Thus, the internal port was excited and the far-field radiation pattern was
observed. This simulation indicated that the vast majority of energy is radiated in the
positive and negative z directions with the ~E-field polarized along the y axis. As a result,
the plane wave was oriented in the same way as illustrated in Figure 4.1(a). While holding
all other parameters constant, the via fencing density is swept and the voltage at the ideal
41 mil is one-thousandth of an inch (1 mil = 25.4µm).
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port is measured. Figure 4.3 shows the via fencing variations, and Figure 4.4 shows the
results for these simulations.
(a) (b)
Figure 4.2. Ideal PCB port location between inner planes: (a) 3D model port location and
(b) 2D model port location. The ideal port is placed between the internal ground plane
and internal power plane, and all ground planes are stitched together with vias throughout
the PCB.
(a) (b) (c) (d)
Figure 4.3. Variations in via fencing density around the perimeter of the PCB: (a) No via
fence, (b) 400 mil via spacing, (c) 100 mil via spacing, and (d) 20 mil via spacing. Images
show the bottom right corner of each PCB design for easy comparison. Note that in all
cases, via stitching is used throughout the board to tie all ground layers together.
As shown in the plot, there is a clear trend in decreasing voltage as the via density
increases, which is consistent with reduced emissions due to via fencing as presented in
other literature. In fact, spacing the vias 20 mils apart results in a 35 dB to 45 dB reduction
in induced voltage over most of the frequency range as compared to the design without
via fencing. This is a substantial improvement, but again care should be taken to avoid
extending this observation to other dissimilar cases. Unfortunately, due to the ideal nature
of this design, these results cannot be experimentally verified, but given the consistency
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Figure 4.4. Induced voltage on the power plane of a four layer ideal PCB with varying via
fencing density. There is a clear trend in decreasing voltage across the entire frequency
range as the via density increases.
with other simulations and experimental tests involving emissions, we can consider this
data to be representative for an ideal PCB.
4.1.2 Effects of Via Fencing on a Practical PCB
In the practical PCB, component footprints and traces were introduced on the top layer
yielding a single-sided four-layer PCB. Note that double-sided PCBs will be explored in a
later section. Naturally, for the practical PCB designs, component footprints and traces
create openings in the top ground plane where electromagnetic energy may enter. A sub-
miniature version A connector is also introduced with the center pin connected directly to
the power plane through a short trace and via. Note that a surface mount sub-miniature
version A (SMA) is used here as opposed to a through-hole connector in order to emulate
an actual component with a power pin. The SMA is also included in the simulation to
mimic experimental testing as much as is reasonably possible. As illustrated in Figure 4.5,
separate simulations are performed for three different angles of incidence described below:
 Case 1 : wave propagates in the negative z direction (−z) with the ~E-field polarized
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along the y axis;
 Case 2 : wave propagates in the negative y direction (−y) with the ~E-field polarized
along the z axis;
 Case 3 : wave propagates in the positive z direction (+z) with the ~E-field polarized
along the y axis.
Figure 4.5. Four-layer practical PCB with three separate incident wave scenarios. The
practical design includes component footprints and traces on the top layer as well as a
surface mount SMA connector model for experimental measurements.
Each of these cases was selected by performing an emissions simulation and analyzing
the far-field radiation pattern. As mentioned earlier, by observing how the PCB radiates,
we can also understand which angles and polarizations lead to maximum coupling. For this
PCB, Case 1 represents the orientation for maximum emissions followed by Case 3 and
Case 2 . Here again, the via fencing density is swept and the voltage at the SMA port is
measured.
The practical PCB designs were simulated using the same procedure and settings as
the ideal designs. Figure 4.6 shows the simulated results for each angle of incidence and via
fencing density. When reviewing the plots in Figure 4.6, we can make multiple observations,
recognizing that the results are noticeably different from the ideal case. First, we see
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that in the practical design, the resonant modes are much more apparent particularly at
low frequencies. The induced voltage is also much higher in magnitude over most of the
frequency range suggesting that much more energy is reaching the power plane. In fact, if
the peak voltage in Figure 4.6(a) (approximately 3 mV) is scaled by a typical high intensity
field (10 kV/m), an induced voltage of 30 V would be experienced by the circuit.
(a) (b)
(c)
Figure 4.6. Induced voltage on the power plane of a four layer practical PCB with varying
via fencing density: (a) Plane wave propagating in the negative z direction (Case 1 ),
(b) Plane wave propagating in the negative y direction (Case 2 ), and (c) Plane wave
propagating in the positive z direction (Case 3 ). In all cases, via fencing does tend to
reduce coupling at certain frequencies, but it is a much smaller improvement compared to
the ideal scenario.
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Additionally, and most notably, there is very little difference between each of the varia-
tions in via fencing density. At frequencies where the curves do deviate, via fencing mostly
leads to reduced coupling but sometimes actually leads to increased coupling. In areas
where via fencing does reduce coupling, we see that via fencing can yield a 5 dB to 20 dB
reduction in induced voltage. This is obviously not nearly as good as the ideal case and
certainly does not span the entire frequency range, but it does represent an improvement
that may be the difference between permanent damage and temporary malfunction. An-
other significant observation is that we see very little notable difference for each angle
of incidence and polarization. As expected, amplitude does vary to some degree because
certain angles and polarizations can more efficiently excite resonant modes. However, the
differences between each via fencing density are fairly consistent for all cases.
In light of these observations, it is clear that for the practical case presented here,
the dominant coupling mechanism is electromagnetic energy that reaches the power plane
through the openings in the top layer. In fact, nearly identical results are obtained when
covering all PCB edges with PEC sheets suggesting that very little energy is transferred
through edge coupling. This is notable because results from previous works on emissions
and via fencing certainly imply that via fencing might significantly reduce coupling—similar
to the ideal scenario presented in the previous section. However, it is clear that in practical
scenarios, that may not necessarily be the case.
Further confirmation of this conclusion was established through the use of transient
simulations of the practical designs. By animating the fields in these transient simulations,
it is apparent that energy does indeed reach the power plane through the narrow openings
in the top layer. Energy certainly does leak through the edges of the PCB as well, but the
behavior is clearly dominated by the energy entering through the top layer. This behavior
is also observed even for fields incident on the edge of the board (Figure 4.6(b)) and the
bottom of the board (Figure 4.6(c)).
To demonstrate the transient behavior described here, the trace layout of the practical
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PCB design was adjusted to yield three separate layouts, resulting in unique openings in
the top layer. After performing the transient simulation, the surface current density was
plotted on the power plane. The results for these simulations are shown in Figure 4.7
and demonstrate a behavior that is consistent with the previous simulation results. High
surface current density is visible near the traces and pads, which is precisely where the top
layer openings exist.
(a) (b) (c)
Figure 4.7. Power plane surface current density for varying trace routing layouts: (a) Lay-
out 1, (b) Layout 2, and (c) Layout 3. Pads and traces are colored black to indicate where
openings in the top layer exist. The plots show that surface currents are first excited where
openings exist indicating that electromagnetic energy reaches the power plane through
these openings.
4.2 Variation in Gap Size
Given that the gaps in the top layer play a substantial role, the size of these gaps
is naturally of interest. In PCB design, these gaps are dictated by a design rule that
specifies both minimum copper width and minimum copper-to-copper spacing (e.g., 10 mil
trace/space in shorthand notation). In the original design, a value of 10 mils was used, but
as a comparison, a 3 mil design was also modeled which significantly reduces the gap size.
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Note that the 3 mil design is within the manufacturing capability of most PCB providers,
but it will certainly increase cost. In addition to adjusting the gap size, a third design
without copper groundfill was also modeled. Each of these designs is shown below in
Figure 4.8 and the simulation results are shown in Figure 4.9 and Figure 4.10. Figure 4.9
provides a comparison between the 10 mil design and the 3 mil design for each via fencing
variation, while Figure 4.10 shows a comparison of the 10 mil design with and without
groundfill.
(a) (b) (c)
Figure 4.8. Groundfill variations: (a) 10 mil trace/space with groundfill, (b) 3 mil
trace/space with groundfill, and (c) 10 mil trace width without groundfill.
As shown in Figure 4.9, there is very little difference in induced voltage between the
10 mil design and the 3 mil design for each via fencing variation. At some frequencies, the
10 mil design is slightly better while at other frequencies the 3 mil design is slightly better.
This suggests that the gap size does not substantially affect coupling for this stackup. On
the other hand, Figure 4.10 clearly shows that incorporating groundfill reduces the coupling.
This is not unexpected as the power plane is much more exposed to the external plane wave
56
when groundfill is not present (Figure 4.8(c)). Thus, it seems as though groundfill serves
to reflect much of the incident energy, but it is not necessarily critical to reduce the trace
width and copper spacing to maximize groundfill area. In other words, at a certain point,
additional improvement is not necessarily realizable. This is an important observation
because it may prevent unnecessary fabrication expense to close the gaps.
(a) (b)
(c) (d)
Figure 4.9. Effects of gap size on induced voltage for each via fencing variation: (a) No
via fence, (b) 400 mil via spacing, (c) 100 mil via spacing, and (d) 20 mil via spacing.
The difference in induced voltage is minimal suggesting that the gap size does not play a
substantial role in this stackup.
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Figure 4.10. Effects of groundfill on induced voltage. When groundfill is present, the
induced voltage is reduced suggesting that the groundfill serves to reflect some of the
incident electromagnetic energy.
4.3 Buried Power Plane
As the via fencing data suggests, the dominant coupling mechanism for this stackup
is through the gaps or openings in the top layer as opposed to the edges of the PCB.
However, because this is a single-sided board with components and traces on the top only,
it is possible to swap the inner layers to yield a buried power plane. On the other hand,
it is not uncommon to encounter a double-sided PCB where components and traces are
placed on both sides of the board. In this scenario, the power plane will be exposed either
way for a four-layer PCB. Thus, burying the power plane would require additional ground
layers. Each of these scenarios are studied in the following subsections.
4.3.1 Single-sided PCB
Figure 4.11 below illustrates the buried power plane concept for a single-sided four-
layer PCB. By moving the power plane to the third layer, it is sandwiched between two
solid ground planes, which limits its exposure to the external plane wave. Each of these
stackups is simulated using the same process and settings, and the induced voltage on the
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power plane is compared. Additionally, the buried power plane stackup is also simulated
with each via fencing variation to observe the combined effects. Figure 4.12(a) below
shows the comparison between an unburied power plane and a buried power plane, while




Figure 4.11. Power plane (red layer) location on a single-sided four-layer PCB: (a) Power
plane adjacent to top signal layer and (b) Buried power plane between solid ground planes.
As shown in Figure 4.12(a), burying the power plane noticeably reduces the degree
of coupling up to around 4.5 GHz. In particular, at most frequencies below 4.5 GHz, the
induced voltage is reduced by approximately 10 dB with some frequencies showing over
20 dB reduction. At higher frequencies, there does not seem to be any improvement, and in
fact, the induced voltage increases at some frequencies. Transient simulations indicate that
although the ground planes are mostly solid, openings due to vias do allow energy to reach
the power plane through the top and bottom layers. These openings naturally become
a more significant coupling mechanisms at higher frequencies (i.e., smaller wavelengths)
which would explain why improvements are not observed above 4.5 GHz.
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(a) (b)
Figure 4.12. Effects of a buried power plane and via fencing on induced voltage: (a) Buried
power plane vs. unburied power plane and (b) Buried power plane with various via fencing
densities. The buried power plane reduces coupling at low frequencies and causes edge cou-
pling to become a more dominant mechanism. Now, via fencing shows a more substantial
improvement.
Turning our attention to Figure 4.12(b), it seems as though edge coupling becomes more
critical when the power plane is buried. Via fencing now shows a much better improvement
up to about 7 GHz. With 20 mil via fencing, there is a reduction of at least 15 dB at most
frequencies and up to 30 dB for some frequencies. However, here again, there is not a
consistent improvement in induced voltage at higher frequencies, which is expected as the
wavelength becomes smaller. With a smaller wavelength, the energy is still able to reach
the power plane through openings due to vias. In particular, the vias that extend to the
power plane create openings in the ground layers. To visualize this behavior, a transient
simulation was run and the surface current density on the power plane was plotted. In fact,
this simulation was done with PEC sheets around the PCB perimeter to eliminate all edge
coupling. Figure 4.13 shows the results of this simulation where it is clear that the surface
currents are excited at the vias that extend to the power plane. Even with the PEC sheets
in place, the induced voltage is similar at high frequencies further indicating that energy
is still able to reach the power plane through small openings in the top layer.
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Figure 4.13. Buried power plane surface current density with PEC sheets around the PCB
perimeter. Black circles indicate the location of each power plane via which naturally
create openings in the top ground layer. Electromagnetic energy is able to reach the power
plane through these small openings as indicated by the surface currents excited at each via
location.
4.3.2 Double-sided PCB
Although burying the power plane is beneficial, it is not always possible. In many
cases, a double-sided PCB is needed where components and traces are placed on both sides
of the board. As a result, the internal power plane will always be adjacent to an external
signal layer in a four-layer PCB and therefore more exposed to an external plane wave. A
simple solution to this problem is to include additional layers in the stackup. By moving
to a six-layer PCB, additional ground planes can be used to yield a buried power plane
even for a double-sided PCB.
To investigate this scenario, it is not appropriate to simply compare a six-layer stackup
to the original four-layer stackup because a six-layer PCB will inevitably require different
dielectric layers which change the spacing between copper layers. Thus, as a control, a
six-layer PCB is designed and modeled without the additional ground layers as shown in
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Figure 4.14(a) and with the additional layers as shown in Figure 4.14(b). Figure 4.14(a)
has the exact same layer spacing as a six-layer stackup but behaves as a four-layer PCB
because the second and fifth copper layers are removed.
(a)
(b)
Figure 4.14. Power plane (red layer) location on a double-sided PCB: (a) Exposed power
plane in a four-layer stackup and (b) Buried power plane in a six-layer stackup.
To represent a double-sided PCB, the top layer component footprints and traces are
duplicated on the bottom of the PCB. To illustrate the behavior of a double-sided four-
layer PCB, simulations are run with the power plane adjacent to the top layer (blue trace
in Figure 4.15(a) and green trace in Figure 4.15(b)) and adjacent to the bottom layer
(orange trace in Figure 4.15(a) and red trace in Figure 4.15(b)). Notice that when the
inner planes are swapped in Figure 4.14(a), the power plane is always adjacent to a signal
layer and therefore exposed. On the other hand, when the inner planes are swapped in
Figure 4.14(b), the power plane is always buried between two solid ground planes.
As shown in Figure 4.15(a), there is very little difference in induced voltage when
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(a) (b)
Figure 4.15. Effects of multi-layer PCB construction on induced voltage: (a) Double-
sided four-layer PCB and (b) Double-sided six-layer PCB. In the four-layer case, swapping
the inner planes does not make a significant difference because the power plane is always
adjacent to a signal layer with gaps. In the six-layer case, induced voltage is reduced at
low frequencies because the additional ground layers enable burying of the power plane.
changing the position of the power plane. This is expected because in both positions, the
power plane is adjacent to an external signal layer and is therefore exposed through the
outer layer gaps. However, when additional layers are added to bury the power plane,
reduced coupling is observed as shown in Figure 4.15(b). In fact, the reduced coupling
is observed in either power plane position because in both cases it is sandwiched between
solid ground planes. This degree of coupling reduction is very similar to what is observed
in Figure 4.12(a). Based on Figure 4.12(b), it is also likely that via fencing would provide
further improvement on a double-sided six-layer PCB.
4.4 Buried Traces
Thus far, this study has focused exclusively on coupling to the power plane. However,
as discussed in Section 2.1.4, existing work suggests that direct trace coupling is also a
concern for systems exposed to HIRF environments. Thus, in addition to studying the
relationships between PCB design parameters and power plane coupling, the following
data provides insight into effects on trace coupling. To begin, just as it is possible to bury
the power plane, it is also possible to bury traces below the outer ground layers as shown
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in Figure 4.16. This technique helps to shield the traces from some of the wave energy
incident on the PCB. Note that because the traces are buried on the second layer, a buried
power plane is also used to prevent discontinuities in the power plane, which is typically
avoided in PCB design. The layout is also slightly modified to include an additional SMA
connector to facilitate experimental measurements. Furthermore, just as via fencing shows
notable improvement when combined with a buried power plane, a model with both buried
traces and via fencing is simulated as well.
(a) (b)
Figure 4.16. Trace location on a single-sided four-layer PCB: (a) Top traces with color
code and legend and (b) Buried traces on second layer.
As a control, each of these scenarios is compared to the original single-sided four-layer
PCB. To ensure a more realistic scenario, 50 Ω ports are added to either end of each trace.
Although an impedance of 50 Ω is not strictly representative of a typical component input
impedance, it does serve to normalize the induced voltage for comparison between traces
within the same simulation or even traces in entirely separate models. The ports also
ensure that traces are not open-circuited. Data for all three of these scenarios is shown
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in Figure 4.17 for each of the five traces on the board. Note that Figure 4.16(a) includes
color-coded traces and a legend for identifying each trace accordingly.
The first thing to note in Figure 4.17 is that the induced voltages in the reference case
(i.e. top traces) could certainly lead to disruption or damage under HIRF field conditions.
All of the traces approach or exceed approximately 1 mV in magnitude at certain frequen-
cies. These values are also are consistent with prior work related to microstrip and PCB
trace coupling. As a result, it is critical to better understand the major parameters that
affect trace coupling to ensure proper mitigation techniques can be implemented.
When traces are buried beneath the top layer, the results certainly fluctuate for each
trace. This is not unexpected as the trace geometries vary considerably. In some cases, the
induced voltage increases, but overall, there does seem to be moderate improvement due
to burying especially when focusing on the peaks in induced voltage. Among the traces
shown here, Trace 1 (Figure 4.17(a)) is the only one that seems to get slightly worse at
high frequencies. At this point, it is not exactly clear why this occurs. When combining via
fencing with buried traces, a more notable improvement is observed. At the upper end of
the frequency range, a 10 dB reduction in induced voltage is observed at most frequencies
for all traces except Trace 1. At some frequencies, the improvement exceeds 20 dB.
The differences between the plots in Figure 4.17 are a perfect indication of the difficulty
in understanding backdoor coupling. Each of the traces are unique, but there are potential
commonalities that can be observed in the plots. On the other hand, there are distinctions
that are critical to understand. Further study on these commonalities and distinctions
will provide a better understanding of what parameters affect trace coupling the most.
Nevertheless, the data presented here suggests that a combination of buried traces and via





Figure 4.17. Effects of buried traces and via fencing on induced voltage: (a) Trace 1,
(b) Trace 2, (c) Trace 3, (d) Trace 4, and (e) Trace 5. The behavior varies for each trace,




The last parameter investigated in this study is that of via stitching. As mentioned
previously, via stitching refers to vias scattered throughout the PCB that are used to tie
the ground planes together. Via stitching is commonly used to reduce ground impedance
and limit spurious emissions. Spurious emissions are primarily a concern for high frequency
digital applications where disconnected ground plane patches can begin to radiate. Thus,
due to reciprocity, it is also possible for ground plane patches to absorb high frequency elec-
tromagnetic waves and begin to resonate. Dense via stitching may mitigate such resonance
and reduce coupling from an external plane wave. To study this behavior, the original
reference design is compared to a design with dense via stitching as shown in Figure 4.18.
The original design has a via spacing of 150 mils while the dense design has a via spacing of
65 mils. Both the plane and trace voltages are plotted across frequency for each simulation
and the results are shown in Figure 4.19.
(a) (b)
Figure 4.18. Variation in via stitching: (a) Reference via stitching (150 mil via spacing)
and (b) Dense via stitching (65 mil via spacing).
As shown in Figure 4.19, there is little impact on low frequency (i.e. long wavelength)
behavior which is expected because the original via stitching is spaced sufficiently for such
long wavelengths. However, as the frequency increases and the wavelength decreases, the
induced voltage curves begin to deviate more. For example, the plane voltage starts to show
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noticeable improvement beyond about 3 GHz with an induced voltage reduction ranging
from 5 dB to 25 dB. For the traces, there is some variation similar to what was observed
when burying traces. This again can be attributed to the natural trace geometry variation.
For all of the traces, high density via stitching generally shows an improvement especially
when comparing peak induced voltages. Trace 3 (Figure 4.19(d)) is the only one that shows
a slightly higher peak induced voltage at approximately 7.5 GHz, but the other peaks are
no longer present.
Unlike the power plane coupling data, the trace coupling data is much harder to in-
terpret. The trace coupling behavior observed here may still be attributed to ground reso-
nance. Recall that the trace induced voltage is a differential measurement taken between
the trace itself and the adjacent reference plane. If the adjacent plane is not well-connected
to the other ground planes, it may resonate and affect the trace voltage measurement. This
would explain why the coupling is overall reduced for all five traces when dense stitching
is used. A potential method to investigate this theory is to perform a series of simulations
with dense stitching only present in certain locations.
On the other hand, peaks in induced voltage are still observable even with dense stitch-
ing. For example, Trace 1 has a peak around 7 GHz, Trace 2 has a peak around 9 GHz, and
Trace 5 has several peaks. These new peaks in induced voltage could be attributed to local
resonant modes that only exist due to the unique trace and via stitching geometry. In other
words, if the trace geometry or via stitching spacing were slightly adjusted, these peaks
may also shift. This could be tested by slightly altering the geometry and observing the
effects. However, the data does suggest that dense via stitching tends to reduce coupling





Figure 4.19. Effects of via stitching on induced voltage: (a) Plane, (b) Trace 1, (c) Trace 2,
(d) Trace 3, (e) Trace 4, and (f) Trace 5. The behavior varies for each measurement, but,
in general, dense via stitching reduced coupling.
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4.6 Model Validation
Although HFSS does enable unique field visualizations, it is still beneficial to perform
model validation when possible. Furthermore, experimental data not only validates the
model but also incorporates certain aspects that are difficult to model accurately or result in
unacceptable simulation time. Thus, to validate the electromagnetic simulations, multiple
PCB designs were fabricated and tested using the procedure discussed in Section 3.2.2.
This data lends further credibility to the conclusions drawn in the previous sections.
4.6.1 Via Fencing
Model validation was performed on four identical PCBs with varying via fencing den-
sities. The PCBs were fabricated on an FR4 substrate with a nominal permittivity of 4.27.
Figure 4.20 shows images of each fabricated PCB with varying via fencing density, and
Figure 4.21 shows the comparison of simulated data vs. experimental data for a wave




. Additionally, Figure 4.22 shows the
same data but separates the simulation curves from the experimental curves for an al-
ternative comparison. As such, Figure 4.21 provides insight into model validation while
Figure 4.22 provides clarity on via fencing performance.
As demonstrated in Figure 4.21, the experimental measurements match the simulated
data quite well. For each via fencing variation, we see a similar magnitude of induced
voltage across the frequency range with noticeable resonant peaks at similar locations. As
expected, there is some deviation, which can be attributed to a few potential factors. The
model is based on nominal dimensions, which are certainly going to vary during fabrication.
In fact, measurements of the fabricated PCBs indicate that the boards are slightly thicker
than nominal thickness. The inner layer spacing is also likely to be slightly different as
well. Additionally, a constant permittivity value is used in the model, but in reality, the
permittivity will actually vary with frequency particularly with an FR4 substrate. The
cable used for experimental measurement is also not included in the model, and it will




Figure 4.20. Variations in via fencing density around the perimeter of the fabricated PCBs:
(a) No via fence, (b) 400 mil via spacing, (c) 100 mil via spacing, and (d) 20 mil via spacing.
Note that in all cases, via stitching is used throughout the board to tie all ground layers
together.
With respect to experimental data in Figure 4.22(b), we actually see even less variation
in induced voltage between via fencing densities. Like the simulation results, sometimes
coupling decreases with via fencing while other times it increases. Nevertheless, the results
match well even with small differences between the experiment and the model. This data
serves to validate both the model and the experimental procedure which is a non-trivial




Figure 4.21. Comparison of simulated vs. experimentally measured induced voltage for each
via fencing variation: (a) No via fence, (b) 400 mil via spacing, (c) 100 mil via spacing, and
(d) 20 mil via spacing. The experimental data validates the modeling results and shows
further proof that the dominant coupling mechanism is not at the PCB edges.
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(a) (b)
Figure 4.22. Comparison of simulated vs. experimentally measured induced voltage for
each via fencing variation: (a) Simulation and (b) Experimental. The experimental data
deviates slightly from the simulation data but similarly demonstrates that via fencing




In Chapter 4, multiple PCB design parameters are studied individually to understand
their effects on coupling. In some cases, multiple parameters are combined and multiple
angles of incidence or polarizations are used. This data has certainly demonstrated that
various design techniques have the capability to reduce PCB backdoor coupling, but there
is still room for further analysis. Recall from Section 1.2.2 that careful attention must be
given to the significant variation that occurs in modern PCBs to ensure that conclusions
are broadly applicable. Furthermore, variation in incident angle and polarization is also
critical because these parameters directly influence the degree of excitation of resonant
modes on PCB planes and traces.
In this chapter, a similar single-sided four-layer PCB is studied, but all of the mitigation
techniques are incorporated together into a single design to observe the combined effects
on coupling. The mitigation techniques are applied to three separate layouts of the same
PCB, and data is presented for 16 different angles of incidence and polarizations. For each
layout, five random traces are routed and three random vias are placed to probe the power
plane.
For each of the above PCB and plane wave variations, a similar process is followed
for simulation. Briefly, each of the designs is created in Altium Designer and subsequently
imported into HFSS. Within HFSS, the model is prepared by first adding ports at both
ends of each trace and at each power plane probe point. The incident plane wave is also
introduced as well as a PML radiation boundary.
Given the number of variations and measurements for this case study, it is difficult to
meaningfully plot the data in the same manner as Chapter 4. As a result, two separate
hardening metrics are introduced below to quantify the improvement across angle of inci-
dence and polarization. Following the metric definitions, a small subset of plots are shown
to demonstrate the behavior followed by a table that summarizes the case study data.
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The intent in this case study is to demonstrate the generality of the conclusions made in
Chapter 4.
5.1 PCB Variation
For each of the PCB variations, five traces were randomly routed and three power
plane probe vias were randomly placed on the board. For each trace, 50 Ω ports were
placed at either end, and for each power plane via, a 50 Ω port was placed at the end of a
short connecting trace. With three different layouts, this yields a total of 15 unique traces
and nine unique power plane locations. This obviously does not capture every possible
variation, but it does provide a much larger sample to observe the magnitude of coupling
and the hardening performance.
For each PCB layout, both a reference design and a hardened design were implemented.
Table 5.1 shows the design parameters used for each board, and Figure 5.1 shows images
of each reference and hardened design layouts. Notice the significant variation in traces
among the boards. Both short and long traces exist, some of which are fairly direct while
others take an indirect route. Some incorporate primarily vertical or horizontal paths,
while others exhibit long sections at a 45◦ angle.
Table 5.1. PCB Design Comparison
Parameter Reference Design Hardened Design
Via Fencing None 20 mil spacing
Groundfill 10 mil trace/space 10 mil trace/space
Power Plane Unburied Buried
Component Placement Single-sided Single-sided
Traces Unburied Buried




Figure 5.1. Case study PCB designs: (a) Reference Layout 1, (b) Reference Layout 2,
(c) Reference Layout 3, (d) Hardened Layout 1, (e) Hardened Layout 2 and (f) Hardened
Layout 3.
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5.2 Plane Wave Variation
Each of the PCB designs is excited with a plane wave excitation with varying angle of
incidence and polarization. For convenience, Figure 3.3 is repeated below as Figure 5.2. As
a reminder, the plane wave excitation is defined in spherical coordinates where θ indicates
the elevation angle referenced from the z axis and φ indicates the azimuthal angle referenced
from the x axis. The ~E-field is also perpendicular to the direction of propagation where
α indicates the polarization angle referenced from the elevation unit vector. For the case
study, both θ and φ were swept while holding α constant as detailed in Table 5.2 below.
(a) (b)
Figure 5.2. Plane wave illustration: (a) Wavevector and ~E-field in spherical coordinates
and (b) ~E-field polarization.
Table 5.2. Angles of Incidence and Polarization
Parameter Start Stop Step
θ 0◦ 315◦ 45◦
φ 0◦ 90◦ 90◦
α 90◦ 90◦ 0◦
5.3 Hardening Metrics
Prior to introducing the metrics, it is important to discuss the curve characteristics
of interest. We are certainly interested in quantifying coupling reduction across the entire
frequency range, but it is also important to capture information about absolute magnitude.
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This becomes more clear with an example as illustrated in Table 5.3 below. In Scenario A,
the hardening techniques reduce the voltage from 100 mV to 10 mV, while in Scenario B,
the hardening techniques reduce the voltage from 10 V to 1 V. Note that a typical field
strength of 10 kV/m is used to scale the voltages.
Table 5.3. Voltage Scaling
Quantity Scenario A Scenario B
Reference Voltage 1 µV 1 mV
Scaled Reference Voltage 100 mV 10 V
Coupling Reduction −20 dB −20 dB
Scaled Hardened Voltage 10 mV 1 V
The coupling reduction in both scenarios is the same (−20 dB), so from one perspec-
tive, these scenarios are identical. However, when we apply practical knowledge about
the operating voltage for modern integrated circuits, it becomes clear that the coupling
reduction in Scenario B is much more critical. While Scenario A likely represents a case of
reduced interference, the coupling reduction in Scenario B might very well prevent perma-
nent damage to the device. In other words, if the reference design already exhibits a very
low induced voltage at a given frequency, the coupling reduction is not nearly as important.
Thus, to capture each of these characteristics, two separate metrics are used. The first
metric is a common method for quantifying voltage gain or loss but will be used here to
quantify the hardening effectiveness as follows:






where H is the hardening effectiveness expressed in decibels, VHardened is the voltage mag-
nitude for the hardened design and VReference is the voltage magnitude for the reference
design. This quantity will be negative if VHardened is less than VReference and positive if
VHardened is greater than VReference. For the entire frequency range, we can simply apply
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where H is the average hardening effectiveness, N is the number of discrete frequencies
and VHardened(i) and VReference(i) represent the respective voltages at the i-th frequency.
For the second metric, rather than using a relative quantity, an absolute calculation is
used to quantify the degree of coupling for each scenario. To do so, we can create a new
metric called the coupling intensity, which is defined as the integral of the induced voltage





where ψ is the coupling intensity and f1 and f2 are the first and last frequencies of the
interval, respectively. Here again, we can discretize this equation by employing a summation




∆f · V (i) (5.4)





Unlike the hardening effectiveness metric, the coupling intensity metric serves as an
absolute measure of the coupling behavior where large voltage magnitudes are naturally
given more weight because they contribute more to the integral. If this particular metric
were applied to the example in Table 5.3, it would show a distinction between the scenarios
that is not captured by the hardening effectiveness metric. Together, these metrics provide
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a clear and concise indication of the reduced coupling without having to examine every
plot.
5.4 Results
As stated previously, a subset of the induced voltage plots is presented and discussed
here, but all of the case study plots can be found in the appendix. Before discussing the
results, it is helpful to briefly discuss the presentation of the data. Figure 5.3 below shows
two separate presentations of the same data. Figure 5.3(a) shows each angle of incidence
on a separate plot with the title of each subplot specifying θ and φ values. On the other
hand, Figure 5.3(b) shows an overlay of all curves on a single plot. Naturally, this limits the
information as θ and φ values cannot be shown easily on a single plot, but it does enable
very quick comparisons between the reference design and the hardened design. As such, a
single overlay plot will be used to discuss the results in this chapter, while the appendix
will provide a grid of plots.
(a) (b)
Figure 5.3. Induced voltage for each angle of incidence (Layout 1: Plane 1): (a) Grid of
plots showing data for each angle of incidence in a separate plot and (b) Individual plot
with all angle of incidence curves overlaid together. The grid of plots provides detail on
the exact angle of incidence for each curve. The overlay plot does not label each curve but
enables quick comparisons across all angles of incidence.
To demonstrate the hardening effectiveness metric, Figure 5.4 below shows both the
largest and the smallest average hardening effectiveness plots across all angles of incidence.
Figure 5.4(a) shows voltages induced at the Plane 3 port in Layout 3 and exhibits an
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average hardening effectiveness of approximately −23.0 dB. Figure 5.4(b) shows voltages
induced at the Trace 5 port in Layout 3 and exhibits an average hardening effectiveness
of approximately −8.9 dB. In both cases, a noticeable reduction in induced voltage is
observed across all angles of incidence, but it is clear that there is a more significant
separation of the curves in Figure 5.4(a) vs. Figure 5.4(b), which is consistent with the
hardening effectiveness metric.
(a) (b)
Figure 5.4. Hardening effectiveness comparison: (a) Largest hardening effectiveness
(Layout 3: Plane 3) and (b) Smallest hardening effectiveness (Layout 3: Trace 5). For
a large hardening effectiveness, it is clear that the reference curves and hardened curves
are generally further apart as compared to a small hardening effectiveness.
To demonstrate the coupling intensity metric, Figure 5.5 below shows both the largest
and the smallest average coupling intensity plots for the reference design across all angles
of incidence. Figure 5.5(a) shows voltages induced at the Plane 1 port in Layout 2 and
exhibits an average coupling intensity of approximately 3.8× 10−3 a.u. Figure 5.5(b) shows
voltages induced at the Trace 2 port in Layout 3 and exhibits an average coupling intensity
of approximately 0.9× 10−3 a.u. In Figure 5.5(a), it is clear that the induced voltage re-
peatedly exceeds 1 mV at multiple angles of incidence, whereas in Figure 5.5(b), the voltage
is noticeably lower at most frequencies above 1 GHz, which is consistent with the coupling
intensity metric.
Lastly, to further demonstrate the benefits of using both metrics to assess coupling,
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(a) (b)
Figure 5.5. Coupling intensity comparison: (a) Largest coupling intensity (Layout 2:
Plane 1) and (b) Smallest coupling intensity (Layout 3: Trace 2). For a large coupling
intensity, it is clear that induced voltage tends to be higher overall as compared to a small
coupling intensity.
Figure 5.6 below shows port voltages that exhibit a nearly identical average hardening
effectiveness across all angles of incidence. Figure 5.6(a) shows voltages induced at the
Plane 3 port in Layout 2 and exhibits an average hardening effectiveness of approximately
−15.3 dB. Figure 5.6(b) shows voltages induced at the Plane 2 port in Layout 3 and exhibits
an average hardening effectiveness of approximately −15.9 dB. However, a comparison of
each set of reference voltage curves reveals an important distinction. In Figure 5.6(a), the
reference voltage curves approach and exceed 2 mV at multiple angles of incidence leading
to an average coupling intensity of 3.2× 10−3 a.u. On the other hand, the reference voltage
curves in Figure 5.6(b) only yield an average coupling intensity of 2.2× 10−3 a.u. Plotting
these particular scenarios on a linear scales provides further clarity as shown in Figure 5.7.
The Plane 2 port in Layout 3 clearly exhibits higher voltages across wider frequency bands
as compared to the Plane 3 port in Layout 2.
Figure 5.8 and Table 5.4 below show the results for all simulations in this case study.
Both the mean and standard deviation (denoted by error bars in the plot) are provided for
each metric across all angles of incidence. Note that the coupling intensity quantities are
normalized in the table for easy comparison. While reviewing the results, there are a few
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(a) (b)
Figure 5.6. Comparison between scenarios with similar hardening effectiveness but different
coupling intensities: (a) Large coupling intensity (Layout 2: Plane 3) and (b) Small cou-
pling intensity (Layout 3: Plane 2). The measurements demonstrate that both hardening
effectiveness and coupling intensity should be used together to understand the improve-
ment.
(a) (b)
Figure 5.7. Comparison between scenarios with similar hardening effectiveness but different
coupling intensities using a linear scale: (a) Large coupling intensity (Layout 2: Plane 3)
and (b) Small coupling intensity (Layout 3: Plane 2). The linear scale helps to demonstrate
that hardening effectiveness alone does not provide enough information. Coupling intensity
also provides critical insight into the degree of mitigation.
notable observations. First, in every single case, the average hardening effectiveness is neg-
ative indicating that hardening techniques are effective in reducing coupling. Additionally,
the level of hardening effectiveness is fairly substantial ranging from −8.9 dB to −23.0 dB.
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When examining the coupling intensity values, it is clear that the plane voltages con-
sistently exceed the trace voltages for each of the reference designs. However, for the
hardened designs, this distinction does not appear to exist. This is an interesting behavior
that deserves further investigation. It may suggest that the particular design parameters
used in the hardened layouts can only reduce coupling to a lower limit. Nevertheless, it is
clear that the hardened designs work quite well. The average coupling intensities in the
hardened layouts are consistently an order of magnitude lower than those of the reference
layouts.
Figure 5.8. Case study results. Both coupling intensity and hardening effectiveness data
indicate that the hardened layout techniques are effective in reducing coupling for both
planes and traces.
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Table 5.4. Case Study Results
H ψ (Reference) ψ (Hardened)Layout Port
Mean ± Std [dB] Mean ± Std [a.u.] Mean ± Std [a.u.]
Plane1 -20.4 ± 3.4 0.46 ± 0.18 0.040 ± 0.021
Plane2 -17.6 ± 3.6 0.50 ± 0.22 0.073 ± 0.028
Plane3 -18.2 ± 3.3 0.48 ± 0.19 0.056 ± 0.020
Trace1 -17.8 ± 4.7 0.41 ± 0.13 0.060 ± 0.034
Trace2 -11.0 ± 4.6 0.38 ± 0.18 0.080 ± 0.031
Trace3 -14.0 ± 3.6 0.35 ± 0.15 0.064 ± 0.026
Trace4 -13.3 ± 2.0 0.45 ± 0.18 0.075 ± 0.040
L1
Trace5 -16.9 ± 4.3 0.33 ± 0.13 0.053 ± 0.049
Plane1 -19.7 ± 3.1 1.00 ± 0.35 0.065 ± 0.014
Plane2 -20.2 ± 5.0 0.55 ± 0.23 0.039 ± 0.024
Plane3 -15.3 ± 4.2 0.85 ± 0.41 0.075 ± 0.014
Trace1 -13.5 ± 4.1 0.36 ± 0.14 0.071 ± 0.041
Trace2 -10.2 ± 5.7 0.33 ± 0.14 0.089 ± 0.048
Trace3 -9.9 ± 2.3 0.28 ± 0.10 0.083 ± 0.042
Trace4 -13.8 ± 3.9 0.28 ± 0.12 0.046 ± 0.040
L2
Trace5 -17.1 ± 2.9 0.42 ± 0.12 0.065 ± 0.038
Plane1 -17.3 ± 5.7 0.72 ± 0.32 0.069 ± 0.021
Plane2 -15.9 ± 4.6 0.58 ± 0.21 0.075 ± 0.019
Plane3 -23.0 ± 4.4 0.61 ± 0.29 0.038 ± 0.028
Trace1 -12.9 ± 5.2 0.26 ± 0.12 0.064 ± 0.043
Trace2 -11.8 ± 4.6 0.24 ± 0.09 0.054 ± 0.028
Trace3 -15.0 ± 2.4 0.36 ± 0.17 0.061 ± 0.035
Trace4 -9.5 ± 1.9 0.28 ± 0.14 0.077 ± 0.045
L3




Through a comprehensive study on PCB backdoor coupling, this work has demon-
strated that simple and explainable techniques can be incorporated into multi-layer PCB
designs to mitigate coupling in HIRF environments and therefore protect systems from
disruption and damage. Additionally, by incorporating sufficient variation into the studied
designs, it is expected that the conclusions presented here allow for broad applicability.
Throughout the study, the effect of each technique is quantified under various scenarios
and the coupling behavior is explained with both theory and additional simulation results.
Furthermore, unique coupling metrics are defined for quantifying the coupling mitigation
both within this study and in future work. The work presented here is not only unique but
also critical to further understanding the primary board-level coupling mechanisms and
associated mitigation techniques.
As illustrated in Chapter 2, the novelty of this study is two-fold. It is one of the few
studies to investigate PCB backdoor coupling and the only known study to incorporate
the following techniques under radiated susceptibility conditions: via fencing, groundfill,
buried power planes, buried traces, and via stitching. Additionally, this study focuses
on realistic practical PCB designs without simplifications. As shown in the via fencing
investigation, this is necessary for accurately capturing the coupling behavior in a realistic
scenario. Because existing work on emissions focuses almost exclusively on ideal stackups,
the observations and subsequent conclusions are not necessarily applicable.
It also important to recognize that the hardened layouts presented in the case study
have little impact on fabrication cost in many cases. In particular, additional vias, layer
ordering, and groudfill generally do not affect fabrication cost. However, if additional layers
are incorporated for double-sided PCBs, cost will certainly increase. For example moving
from a four-layer to a six-layer PCB will increase cost by approximately 30% to 40%.
Of course, the limitations should be recognized as well. As stated on numerous occa-
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sions, care should be taken when applying these conclusions to other dissimilar scenarios.
For instance, it is not uncommon for multi-layer PCBs to incorporate multiple power planes
that are stitched together. Although all of the designs presented here only include a single
power plane, it is expected that many of the observations will still hold. Just as it is possi-
ble to reduce coupling by burying a single power plane, it is expected that for designs with
multiple power planes, each of them should be buried to obtain the same benefit. However,
it is still important to directly study this particular stackup and others to determine if the
conclusions offered here apply or not.
6.1 Future Work
Moving forward, there are a number of areas for suggested future work. In general,
the content presented here is certainly novel but it is ultimately intended to serve as a
foundation for continued research in this area. As such, the following sections provide
some insight into suggested future work including additional design techniques of interest,
further model validation, and other application areas.
6.1.1 Additional Design Techniques
There are a number of other PCB design traits or techniques that may also provide
further insight into coupling mechanisms or mitigation techniques. Power plane pullback
is discussed briefly in Chapter 2 but is not included in this study. Given the conflicting
data presented in a number of emissions studies, it is difficult to establish any intuition
regarding how power plane pullback might affect coupling. However, it is certainly an area
of interest as a potential mitigation technique. Similarly, EBG structures are also discussed
in Chapter 2 but are not included in this study due to the considerable variation that exists
among literature. It is likely that a worthwhile study would have to focus explicitly on EBG
structures due to the variability. EBG structures could potentially limit edge coupling and
dampen resonant modes on the power plane. However, many existing demonstrations use
fairly large unit cells which must be periodically repeated to establish a bandgap. As a
result, if such structures do mitigate coupling, incorporating them would require a large
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footprint on the PCB.
Another area of interest that is incredibly common on PCBs is that of signal vias. In
this study, each of the traces remain on a single layer, whereas, in many cases, signals must
transition from one layer to another using a via. There is a single study that investigates
coupling to traces with and without signal vias and demonstrates that the trace with a
via exhibits a higher induced voltage [68]. Their results indicate that an incident wave
first couples to the power plane and then subsequently couples to the signal via. It would
be worthwhile to investigate variations of this geometry including location of each trace
section (i.e., whether or not each trace section is exposed or buried) as well as via size. It
may also be possible to use via fencing around the signal via to mitigate this secondary
coupling behavior.
Lastly, it would also be interesting to observe coupling between nearby traces. Similar
to the secondary coupling observed for signal vias, it may be possible for an incident wave
to couple to a given trace and subsequently couple to a nearby trace. If so, it would be
worthwhile to investigate what design parameters affect this behavior and whether or not
the coupling can be reduced. Potential parameters to vary might include spacing between
traces, groundfill between traces, and trace width.
6.1.2 Additional PCB Variation
Aside from studying other potential mitigation techniques, it is also important to fur-
ther investigate additional PCB variations. Chapter 5 offered an important case study to
demonstrate that the conclusions are broadly applicable, but there is still room for further
variation. For example, incorporating various PCB sizes and shapes as well as additional
stackups would ensure that the suggested mitigation techniques still apply. It would also be
important to more significantly vary the field parameters including angle of incidence and
polarization. Further study on trace geometry variations would also likely provide multiple
benefits. Although PCB traces vary significantly, it may be possible to find commonalities
that enable trace routing guidelines for reduced coupling. In other words, it would be
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interesting to determine if there are certain PCB trace features or styles that lead to more
or less coupling.
6.1.3 Model Validation
Although the experimental results presented in Chapter 4 do validate some of the sim-
ulation results, additional model validation would enable greater confidence in the conclu-
sions. Experimental testing on each of the techniques as well as combinations of techniques
would serve to further validate the observations. Additionally, experiments involving other
angles of incidence or polarization would ensure that the conclusions generally apply under
varying field conditions.
6.1.4 Other Application Areas
In addition building on this study with the above suggested future work, it is also
interesting to consider other application areas. In particular, because this study relies on
a considerable number of simulations, it naturally yields a fairly substantial dataset on
PCB backdoor coupling. Such a dataset could be leveraged to train a machine learning
algorithm to effectively emulate the simulation. However, it would be naive to take a
strictly data-drive approach for such complex behavior. Instead, it would be much more
appropriate to employ a physics-informed neural network (PINN). PINNs have recently
become an area of great interest and have been shown to apply to many different areas
of physics. PINNs are effectively built by constraining the network using the fundamental
governing equations for a given problem. With respect to computational electromagnetics,
some groups have managed to implement PINNs or other machine learning architectures
to either aid in traditional numerical modeling or in some case entirely replace numerical
methods. Both FDTD and finite difference frequency domain (FDFD) methods have been
demonstrated under various conditions with impressive results [111–114].
6.2 Closing Remarks
This comprehensive study on PCB backdoor coupling has shown that simple design
techniques can be used to reduce coupling in HIRF environments. Because this area has
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experienced little investigation, there are still additional areas of interest for future study,
but this work serves as a foundation for better understanding PCB backdoor coupling
mechanisms and the key parameters at play. It is expected that this study and further
information on board-level coupling will enable the development of PCB design guidelines
that are effective for systems expected to experience HIRF environments.
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Appendix A. Case Study Plots
Figure A.1. Reference design vs. hardened design induced voltage (Layout 1: Plane 1)
Figure A.2. Reference design vs. hardened design induced voltage (Layout 1: Plane 2)
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Figure A.3. Reference design vs. hardened design induced voltage (Layout 1: Plane 3)
Figure A.4. Reference design vs. hardened design induced voltage (Layout 1: Trace 1)
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Figure A.5. Reference design vs. hardened design induced voltage (Layout 1: Trace 2)
Figure A.6. Reference design vs. hardened design induced voltage (Layout 1: Trace 3)
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Figure A.7. Reference design vs. hardened design induced voltage (Layout 1: Trace 4)
Figure A.8. Reference design vs. hardened design induced voltage (Layout 1: Trace 5)
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Figure A.9. Reference design vs. hardened design induced voltage (Layout 2: Plane 1)
Figure A.10. Reference design vs. hardened design induced voltage (Layout 2: Plane 2)
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Figure A.11. Reference design vs. hardened design induced voltage (Layout 2: Plane 3)
Figure A.12. Reference design vs. hardened design induced voltage (Layout 2: Trace 1)
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Figure A.13. Reference design vs. hardened design induced voltage (Layout 2: Trace 2)
Figure A.14. Reference design vs. hardened design induced voltage (Layout 2: Trace 3)
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Figure A.15. Reference design vs. hardened design induced voltage (Layout 2: Trace 4)
Figure A.16. Reference design vs. hardened design induced voltage (Layout 2: Trace 5)
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Figure A.17. Reference design vs. hardened design induced voltage (Layout 3: Plane 1)
Figure A.18. Reference design vs. hardened design induced voltage (Layout 3: Plane 2)
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Figure A.19. Reference design vs. hardened design induced voltage (Layout 3: Plane 3)
Figure A.20. Reference design vs. hardened design induced voltage (Layout 3: Trace 1)
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Figure A.21. Reference design vs. hardened design induced voltage (Layout 3: Trace 2)
Figure A.22. Reference design vs. hardened design induced voltage (Layout 3: Trace 3)
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Figure A.23. Reference design vs. hardened design induced voltage (Layout 3: Trace 4)
Figure A.24. Reference design vs. hardened design induced voltage (Layout 3: Trace 5)
102





[1] “High-intensity radiated fields (HIRF) protection for aircraft electrical and electronic
systems; proposed rule,” 71 F.R. 5553, 2006.
[2] “High-intensity radiated fields (HIRF) protection for aircraft electrical and electronic
systems; final rule,” 72 F.R. 44015, 2007.
[3] F. W. Heather, “High intensity radiated field external environments for civil aircraft
operating in the United States of America,” Tech. Rep., Dec. 2002.
[4] “The certification of aircraft electrical and electronic systems for operation in the
high-intensity radiated fields (HIRF) environment,” Federal Aviation Administration,
May 2014.
[5] “High-intensity radiated fields (HIRF) protection,” 14 C.F.R. § 23.1308, 2007.
[6] “High-intensity radiated fields (HIRF) protection,” 14 C.F.R. § 25.1317, 2007.
[7] “High-intensity radiated fields (HIRF) protection,” 14 C.F.R. § 27.1317, 2007.
[8] “High-intensity radiated fields (HIRF) protection,” 14 C.F.R. § 29.1317, 2007.
[9] V. Shurenkov and V. Pershenkov, “Electromagnetic pulse effects and damage mecha-
nism on the semiconductor electronics,” Electron. Energ., vol. 29, no. 4, pp. 621–629,
2016.
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